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CR I75068 
The objective of this program was to design, build, test, and deliver a high frequency (20- 
kHz) Power System Testbed which would electrically approximate a single, separable 
power channel of an IOC Space Station. That testbed is diagrammatically pictured on 
Figure 1- 1, and includes the following major elements: 
0 Six InverterDriver mdules which can be operated to test and demonstrate the hardware 
required to interface DC sources (Solar Arrays) to the high frequency transmission bus 
system. They also act as the 20-kHz power sources to test other system components. 
A set of source control switches (RPC's) to test and demonstrate autonomous system 
fault protection. 
A transmission bus system to measure transmission parameters, characteristics, noise, 
and EMI performance to confirm analytical predictions. 
A set of load control switches OIpC's) to show how the system will protect itself against 
loaduser faults. 
A typical set of three high power user interface units to investigate and define the best 
techniques to interface with DC loads, low frequency AC loads and AC motors, and 
energy storage devices, such as batteries. 
A computer control system, including a MacIntoshTM terminal and supervisory interface, 
which commands imbedded processors in the power hardware, to demonstrate system 
control and computer interface designs, with technologies appropriate for actual Space 
Station hardware. 
The design approach was to use "Mapham"-derived (Reference 1) series resonant, 
thyristor-switched, inverter/converter configurations of the type successfully designed and 
demonstrated by General Dynamics. New power stages are integrated with with a 
previously developed set of control modules, (NAS 3-23878, Reference 2) to construct the 
Page I 
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Figure 1 -I, Testbed Block Diagram 
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family of power processors required. 
The hardware constructed and delivered is intended to be an electrical analog of a possible 
flight configuration, but the mechanical design is appropriate to the laboratory environment, 
and is not representative of spacecraft configurations. Bus lengths (50 to 100 meters) and 
losses for power transmission testing approximate worst cases expected on the current 
space station configuration, to provide high fidelity hardware modeling of an area that has 
traditionally been difficult to model with analytical techniques. 
The test program was designed for two purposes. First it demonstrated that the complete, 
integrated set of hardware operated properly and performed its basic design functions. The 
second part of the program was used to evaluate and define the hardware performance on 
an engineering level, and provide the data required to properly design future systems. In 
addition, the test program integrated with another NASA development by providing full 
power tests of a GFP engineering model of a special, low inductance power bus. 
(Reference 3) Details of the entire test program and its results are published as a separate 
report. (See Reference 4) 
Finally, the completed, tested hardware was delivered to the NASA Lewis Research 
Center, where it has been installed and tested in their Power System Test Facility, where it 
will be integrated with other major components of the Space Station Power System. 
Contract Overview: 
Overall Goal: Construct a 20-kHz power system test bed representative of 
Space Station functions and sizes. 
Contract Value: $733K 
Schedule: Contract Start Date - January, 1985 
Hardware delivery - July, 1987 
Page 3 
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System Elements: Driver/Inverter Modules 
Bus Control Switch Matrix 
Power Bus 
Load Control Switch Matrix 
Variable Voltage DC Receiver Module 
Variable Voltage, Variable Frequency AC Receiver 
Bidirectional Converter Receiver Module 
Computer/System Controller and Software 
Modules 
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2.1 Theory of Operation 
The high-frequency power system technology addressed by this program generates its 
basic AC transmission link power by exciting an underdamped, series-resonant, L-C 
circuit. The power bus therefore becomes an integral part of the resonant link in the 
more-or-less usual resonant converter configuration, with the load interface modules 
forming the output stages. Therefore the power system for a vehicle is really one 
large, integrated, multiple-module resonant converter. Its range of proper 
underdamped operation is defined by the full load and no load system specifications. 
While the basic configuration is a series resonant design, it is not the familiar 
"Schwarz" (Reference 5 )  type. This design places the load (reflected through the 
output transformer) in parallel with the resonant capacitor in the method proposed by 
Neville Mapham (Reference 1). Figures 2-1 and 2-2 show the two circuit approaches. 
This gives us a system driver (inverter) that is essentially a voltage source as compared 
to the more usual "Schwarz" current source. This has obvious advantages for a power 
system. The line voltage is independent of the load (on a first order basis) and is 
tolerant of open circuits, obvious requirements for a utility system. In addition, the 
output frequency is clock-controlled, and independent of variations in the resonant 
circuit components, which is a significant development for this class of hardware. 
The basic power output hardware configuration for a single driver is shown in Figure 
2-3. Two or more such drivers are arranged in series, with different phase shifts 
between one another, to add and provide power output closed-loop regulation. (See 
Figure 2-4.) The control circuits noted (c) in the above figures are the subject of the 
contract described in section 2.2. 
The pure load interface modules process the 20-kHz transmission bus power to create 
the required user power forms. In all cases, the process is basically a traditional AC 
rectification type. Output amplitude control is accomplished by pulse population or 
Page 5 
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Figure 2 - I ,  The Schwarz configuration has the load in series with trre resonant circuit. 
3 C 3 
I 7- 
Figure 2-2, The Mapham circuit has the load in parallel with the resonant capacitor. 
B+O - T T T 
Figure 2-3, Basic Inverter Power Stage 
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phase delay control of individual 20-kHz half-sine pulses. The combination of 
amplitude control and individual pulse steering allow for the creation of a wide range 
of lower frequency AC outputs. Figures 2-5 and 2-6 show typical (simplified) receiver 
configurations for DC and low frequency AC outputs. 
Transformer Output I I I I  
I 
clock 
signals 
0 - f(absolute phase) . 
a - f(outp.Volt,Curr,Limils) 
40 KHz Reference Limit 
Clock Voltage Settings 
Figure 2-4, Basic Phasor Regulation Approach 
The third receiver module takes advantage of the the inherent bilateral nature of this 
class of hardware to be both source and load interface. In the load interface mode, its 
thyristors are switched so that it looks just like the above-described DC receiver. In the 
source mode, its switches operate to make it an inverter. 
Finally, there are many classes of loads that can use the 20KHz bus power directly. 
Simple transformer coupling can be used to supply lighting (both fluorescent and 
incandescent), resistance heaters, simple induction heaters, etc. 
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Figure 2-5, Typical DC Receiver output circuitry 
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Load 
B . 
O n / b f f  Three-phase load 
Figure 2-6, Three-phase, low frequency AC output circuitry 
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2.2 Control Circuit Development Program (NAS 3-23878) 
Bidirectional Power Converter Control Electronics (BDPCCE) 
This program was aimed at developing a family of control circuit designs for resonant 
technology, power processing hardware; which were appropriate to control the SCR 
driven power switching stages and series resonant networks of "Mapham" (Reference 
1) derived inverter/converter configurations. 
In general,the primary tasks included the following: 
Analyze the basic set of functions required to control a multi-phase bidirectional 
resonant power system. 
Create a set of basic designs to implement those functions. 
Build and test the basic designs 
Integrate and test the control hardware into high power breadboardhestbed 
systems. 
Application specific power processor requirements addressed both source and load 
interfaces, and included regulating drivers/inverters/frequency-changers to provide 
high frequency (20-kHz) AC from DC or low frequency AC; and bidirectional 
interfaces from 20-kHz AC to DC or low frequency AC loads and users. The main 
functions were broken into two sections and defined as follows: 
2.2.1. General 
Housekeeping 
Overload Protection 
2.2.2. Application Specific 
Case 1: On-board battery charging from the high frequency bus. 
Page 9 
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Case 2: 
Case 3: 
Auxiliary ground power energizing the high frequency bus. 
Variable speed motodgenerator startinghnning/generation to and 
from the high frequency bus. 
Therefore, the control circuit designs developed by this program are the basic control 
modules required for the testbed hardware functions. See figure 2-7 for an example of 
the control modules used in an inverter configuration. Those designs were carried 
forward to be the controls for the testbed contract power stages. Reference 2 
documents the details of the control development. As testing and troubleshooting of 
the testbed hardware progressed, some changes were required, and the schematics and 
hardware drawings presented in this report are the updated ones. 
2.3 Overall Testbed Contract Tasks 
2.3.1 Design and Development 
The testbed hardware was designed to simulate a major portion of a typical 
Space Station power system. The 25-kW driver assembly was judged to 
approximate a single source "module". It could represent a solar array wing or 
single solar-thermodynamic source. The set of receiver modules represented the 
major classifications of load interfaces that might be required on a real station. 
DC outputs, at a wide range of values; three-phase AC outputs for motor 
operation and control; and a bidirectional module, to demonstrate a typical 
energy storage interface. 
The major elements of the hardware design and development were accomplished 
prior to the start of this contract. Basic power component circuit designs were 
previously accomplished on IRAD programs and the control circuit designs were 
performed on the BDPCCE program described in Section 2.2. This program 
mainly addressed the system design details, not previously examined. System 
interactions, evaluated during the debugging and testing phases of the program, 
resulted in some redesigns of the previously-developed hardware, and those 
redesigns were included in the tasks accomplished on this development. 
Page 10 
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Control Power Bus 
PV or SD Power Bus 
# 
Input 
20kHz Power Outout 
Figure 2-7, Basic Inverter Control 
2.3.2 Fabrication 
The fabrication task was to procure the appropriate hardware, and to actually 
construct the Testbed hardware to simulate a major portion of a typical Space 
Station configuration. It was construced in two modular groups (drivers and 
receivers), interconnected by a 50 meter power bus. 
Because of the developmental nature of the hardware, construction and 
fabrication tasks were accomplished by Avionics technicians, working under the 
direct supervision of the design engineers. 
2.3.3 Test 
The test program actually operated on three s-p rate levels. 
First, the constructed hardware was debugged and tested as modules and 
subassemblies, and then assembled into a complete system for additional 
Page 11 
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Once proper operation was demonstrated, a series of engineering evaluation tests 
was performed to evaluate operational details and to define the engineering 
parameters required to design and build the final flight hardware for the actual 
Space Station power system. The resulting data is presented in later sections of 
this report. 
Finally, an acceptance test was performed to verify that the hardware met all its 
requirements and was ready for delivery. 
2.3.4 Delivery 
The delivery task included the transfer of the hardware to NASA, Lewis 
Research Center in Cleveland, Ohio, and assistance to NASA to set up and 
operate the equipment in the Power Systems Test Facility at LeRC. The official 
acceptance test was performed after the installation in the NASA facility was 
complete. 
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3.0 Hardware Design and Development 
3.1 Requirements Specification 
3.1.1 Work Statement 
The requirements for testbed operation are all contained in the contract work 
statement. Rather than repeat them in this text, a copy of the appropriate sections 
of the actual work statement is included as Appendix A of this report. Appendix 
B is a digest of the the hardware detailed requirements. 
3.1.2 Requirements Changes 
As the program evolved and the Space Station became better defined, some of 
the requirements for this testbed hardware changed. In addition, some hardware 
requirements were relaxed to avoid the unnecessary expenditure of resources to 
exactly meet some work statement detail, once the basic principle of operation 
had been defined and fully demonstrated. The last two columns of the tables of 
Appendix B show the subsequent deviations from the original requirements. 
3.2 Overall System Design 
Overall system design was based on earlier studies and breadboard programs 
(References 3,4,5,6) performed by NASA and General Dynamics. The primary goal 
was to provide a Space Station sized demonstration and engineering development 
testbed of a high-frequency (20-kHz) PMAD system. 
That system (see Figure 3-1) included a set of regulating inverter modules to 
demonstrate multiple source modularity, paralleling, and load sharing, and a matching 
set of Wc's for fault management and switching. Provisions for RBI monitoring and 
control were also installed to be able to demonstrate reconfiguration algorithms, during 
the NASA phases of the testing. 
Page I3 
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Figure 3-1, Testbed Block Diagram 
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3.3 
Fifty meter power distribution busses were included to evaluate transmission line 
parameters and phenomena. 
A representative set of receiver (load interface) modules was also included to evaluate 
the system impacts of the various likely station loads and to determine any special 
design considerations or constraints for the users. A three-phase, variable frequency, 
variable voltage AC receiver and variable voltage DC module were constructed to 
evaluate low-frequency AC an DC output interfaces. The bidirectional receiver module 
was required to evaluate the energy storage interfaces and to provide for additional 
paralleling data when the sources are widely separated and of different character. 
RPC's were also included at the receiver module inputs to provide for fault isolation. 
As in the driver case, provisions for RBI monitoring and control were also installed to 
be able to demonstrate reconfiguration algorithms. 
Full computer control, simulating Space Station type operation, was also a major 
requirement. Imbedded processors were included in both driver and receiver 
assemblies. Even though the exact type which will selected for the station flight 
application is not currently known, these imbedded processors were used to define, 
implement, and test the basic hardware interfaces, control algorithms, and software 
instructions applicable to this class of hardware. An operator interface was provided, 
using a MacIntoshTM computer, which communicated with the imbedded computers 
through a serial data bus, thereby simulating the EPS computer to imbedded computer 
link for overall command and data functions. 
Predesign 
The predesign phase for this program was not the usual evaluation of circuit options in 
response to requirements of a new design and development task. Since the primary 
control circuits were previously developed on the BDPCCE contract and the basic 
power circuit design came from previous IRAD work, this part of the task was 
reduced to evaluating those designs for appropriateness to meet the requirements of 
this deliverable testbed hardware, and for highlighting any areas where design changes 
might be required. 
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3.4 Control Design 
3.4.1 Logic and Interfaces 
Digital control functions and interfaces provide for all the basic control of power 
switch operation, including housekeeping, mode control, frequency synthesis, 
and clocking and timing. They are consistent with the operation and design 
developed in the Bidirectional Power Converter Control Electronics (BDPCCE) 
contract. See Reference 2 for a complete discussion of the design and operation 
of these circuit modules. Reference 7 is a more general discussion of the control 
of resonant power processors. Appendix C is a set of hardware schematics, 
which will show the actual circuits involved. 
3.4.2 Analog Control 
The output voltage regulation and limiting functions are the only analog control 
circuits in this hardware. The regulators function as first order closed-loop 
feedback controllers, with their references provided by computer D-to-A inputs, 
thereby providing all the flexibility of computer control, and the frequency 
response and stability of the first order analog system. 
These basic designs were also developed in the Bidirectional Power Converter 
Control Electronics (BDPCCE) contract. See References 2 and 7 for a complete 
discussion of the design and operation of these circuit modules. Appendix C also 
contains these schematics. 
3.4.3 Computers 
See Figure 3-2 for a conceptual drawing of the computer system. 
3.4.3.1 Computer System Control Primary Requirements 
Embedded Microprocessor Control 
Interfaces: RS-232, RS-422 serial data busses 
Monitor Analog Data 
Accept Data Bus Commands 
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Figure 3-2, Computer System Block Diagram 
3.4.3.2 System Control Design Features 
MacIntoshTM supervisory controller and operator interface 
Embedded 8086 type processors in source and load cabinets 
Programmed in Microsoftm Basic and Intel PL/Mm 
Controls all system functions and levels 
3.4.3.3 Terminal/Supervisor - This hardware is a MacIntoshm computer to 
provide an easy to learn, user-friendly operator interface that has a 
serial data bus output, simulating the EPS to imbedded computer 
interface on the Space Station. Full use of the MacIntosh operating 
environment is provided with pull-down menus, graphics command 
and monitoring screens and windows, and full mouse control. 
Page I7 
CR 175068 Final Report 
NAS 3-24399 
Operation of the hardware is fully documented in the Operation and 
Service Manual provided as one of the deliverables with this 
equipment, and the reader is referred to that source if he wants 
additional detailed data. 
3.4.3.4 Imbedded Processors - The imbedded computers are Intel SBC 186/03a 
single board computers, packaged in a Standard Bus card cage. They 
interface with four other Standard Bus compatible cards, which are the 
primary interfaces with the power processing hardware. A Burr- 
Brownm digital-to-analog converter board provides the set of 16 
analog references to be used by the control loops. A Burr-BrownTM 
analog-to-digital converter board provides 32 channels of analog data 
monitoring for the basic instrumentation functions. The set also 
includes two interface boards. An AC,RMS to DC converter board is 
used to condition the AC input data to a DC form readable by the A-to- 
D board. A discrete interface board adjusts the 5-volt computer logic 
signals to the 15-volt levels required by the CMOS system logic 
hardware, for on-off discretes, mode control commands, etc. 
Operation of this hardware is also fully documented in the Operation 
and Service Manual provided as one of the deliverables with this 
equipment, and the reader is referred to that source if he wants 
additional detailed data. 
3.4.4 Software 
3.4.4.1 Terminal/Supervisor - This is software which runs the operator 
interface, issues the overall system commands, scales and displays 
system operating data, and monitors system operational status. It runs 
on the MacIntosh operator interface computer and is written in 
Microsoftm Basic so that it can be easily understood and modified by 
the user, when he elects to change some aspect of the testbed operation. 
Figure 3-3 presents an overview of the software design. 
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Macintosh Program Inverter Control Program Load Control Program 
Initialize Variables 
I I  I 
0756.92 
Figure 3-3, Software Block Diagram 
This software is fully documented (including flow charts and listings) 
in the Operation and Service Manual provided as one of the deliverables 
with this equipment, and the reader is referred to that source if he wants 
additional detailed data about this software. 
3.4.4.2 Imbedded Processors - Since the imbedded computers are Intelm 8086 
type processors, they were programmed in PUM, a high level language 
specifically written for this computer version and its development 
system. As above, this software is fully documented (including flow 
charts and listings) in the Operation and Service Manual provided as on 
of the deliverables with this equipment, and the reader is referred to that 
source if he wants additional detailed data about this software. 
3.5 Power Module/Circuit Design 
Since the basic power circuit designs were created on R A D  programs and earlier 
conracts, the details of their design processes will not be recounted here. Additional 
information may be found in References 5 and 6. The following paragraphs will cover 
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the primary detailed requirements that the major items of testbed hardware meet, and 
each of the assembly's important design features. 
3.5.1 Resonant Driver (Inverter) 
See Figure 3-4 for a conceptual drawing of the inverter power stage. 
3.5.1.1 1 Inverter Primary Requirements 
Output Voltage: 440-vAC,RMS, +5.0% single phase or three phase 
Output Power: 25.0-kW, total, maximum 
Output Frequency: 20.0-kHz M. 1% 
Load Variation: 10% Load to Full Load 
Input Voltage: 150 to 210-vDC 
3.5.1.2 Inverter Design Features 
Utilizes resonant conversion (in basic "Mapham" configuration) 
"Utility" characteristics 
Phasor regulation for AC output control 
Multiple modules, operating in parallel 
Utilizes control designs from BDPCCE Contract, NAS 3-23878 
CR 1 C R 2  
Power Res. Inductors c1 
Switches \ I  - - 
-- -- c2 
C R 3  C R 4  
. 20 KHz O u t p u t  
Figure 3 4 ,  Driverllnverter Power Stage 
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3.5.2 Source Switches (RPC) 
See Figure 3-5 for a conceptual drawing of the switch elements. 
3.5.2.1 Switch Matrix (FWC) Primary Requirements 
Turn-on and turn-off with computer/controller command, response less 
Automatic turn-off based on voltage/current threshold 
Switched Voltage = 762-vAC,RMS &5% 
Switched Current = 25-amp, AC, RMS max. (real) 
Response time (TBD) = 50-ysec, max. 
than 100-msec. 
3.5.2.2 RPC Design Features 
Antiparallel SCR's for series switch element 
Thresholds fully computer controlled 
Source and load switches are the same 
RTN r! 
Figure 3-5, RPC Conceptual Schematic 
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3.5.3 Transmission line 
The power bus design for this program focussed on two basic approaches; a 
twisted pair design done at General Dynamics and a stripline design from 
Induction General. See Figure 3-6 for a cross section of the NASA/Induction 
General configuration used in the evaluation testing. The table in the figure lists 
the important parameters of this design. 
. OUTER STRAPS 
3a 
(1.501 
I 
1.5MM (0.05a-lNCH) THICK 
MIOOLE STRAP 
3.DMM (0.12o-INCH) THICK 
35-MM (1.30.lNCH) WIDE 
MIDDLE INSULATION JACKET, 
POLYPROPYLENE 
0 .WM (O.mO-INCH) THICK 
OUTER INSUMTION JACKET, 
PVC O.ZSMM (0.020-lNCH) 
THICK 
NO. OF STRANOS IN THE 
MIDDLE STRAP P 1056 
APPROXIMATELY (COPPER) 
NO. OF STRANOS IN EACH 
APPROXIMATELY (COPPER) 
STRAND INSUUTION: 
37-MM (1.46-INCH) WIDE 
OUTER STRAP. 480 
- . . .. . . .- - - .. . -. .. k!i;;;.d SOLOERABLE 
FLEXIBLE (ASPECT RATIO 5.4) 
PARAMETER 
RESISTANCE (1oO.c) 
INDUCTANCE 
CAPACITANCE 
MASS 
LOSSES 
IX DROP 
CHARGING CURRENT 
DIELECTRIC STRESSES 
Figure 3-6, Stripline Design Cross Section 
METERS I 
WITH M U O R  INSUUTION 
30 MILS 
0.027 0.032 
0.003 0.002 
1.102 1.103 
3.5.3.1 Power Bus System Primary Requirements 
Three-phase, four wire; or Single-phase, six wire 
Length = 50 meters, minimum 
Voltage = 440-vAC, RMS+5% 
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Current = 25 amp, RMS (normal load) 
Allowable Losses = 0.5% of load (normal load) 
2.0% of load (fault operation) 
Terminations (TBD) = standard MIL- connectors 
Capacitance (TBD) = 0.30-nfarad/meter (twisted pair design) 
Inductance (TBD) = 0.35-phenry/meter (twisted pair design) 
50 amp, RMS (fault operation) 
3.5.3.2 Power Bus Design Features (twisted pair design) 
Shielded, twisted pair configuration 
Constructed of Litz Wire 
3.5.4 Receiver Switches (RPC) 
See Figure 3-5 . 
3.5.2.1 Switch Matrix (RPC) Primary Requirements 
Turn-on and turn-off with computer/controller command, response less 
Automatic turn-off based on voltage/current threshold 
Switched Voltage = 762-vAC,RMS It5% 
Switched Current = 25-amp, AC, RMS max. (real) 
Response time (TBD) = 50-psec, max. 
than 100-msec. 
3.5.2.2 RPC Design Features 
Antiparallel SCRs for series switch element 
Thresholds fully computer controlled 
Source and load switches are the same 
3.5.5 DC Receiver 
See Figure 3-7 for a conceptual drawing of the power output components. 
3.5.5.1 Variable Voltage DC Receiver Module Primary Requirements 
Input Voltage = 44O-vAC,RMS +5% 
Input Current = 25-amp, RMS, max. (steady state) 
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Input frequency = 20.0-kHz 
Output Voltage = 25 to 150-vDC f l . O %  
Output Resolution = 2.0-vDC 
Output Power = 5.0-kW, max. 
Output Ripple = 1.0% (max), at full load 
3.5.5.2 Variable Voltage DC Receiver Module Design Features 
Basic transformer/rectifier design 
Inductor-capacitor output filter 
Input power factor control 
Output is computer controlled 
2O-kHz 
Input  
Contro l  
Voltage 
Current 
OnIOf f  
Final Report 
NAS 3-24399 
Figure 3-7, DC Receiver Power Output 
3.5.6 AC Receiver 
See Figure 3-8 for a conceptual drawing of the output connections. 
3.5.6.1 Variable Voltage, Variable Frequency, AC Receiver Module Primary 
Requirements 
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Input Voltage = 440-vAC,RMS +5% 
Input Current = 25-amp, RMS, max. (steady state) 
Input frequency = 20.0-kHz 
Output Voltage = 0 to 115-~AC, RMS +1.0%, three-phase, Y-connected 
Output Frequency = 13-Hz to 3.3-kHz 
Output Distortion = 5.0%, total, max. (at full load) 
Output Power = 25.0-kW, max. 
Load Power Factor = 0.5, max. 
3.5.6.2 Variable Voltage, Variable Frequency AC Receiver Module Design Features 
Basic six-step design 
Inductor-capacitor input filter 
Input power factor control 
Output is computer controlled 
OnIOff Three-phase load 
Figure 3-8, AC Receiver Output Switch Configuration 
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3.5.7 Bidirectional Receiver 
See Figure 3-9 to verify the sirniliarty to the inverter design. The main difference 
in the power handling stage is that the "flyback" diodes are replaced by SCR's. 
3.5.7.1 Bidirectional DC Receiver Module Primary Requirements 
Input/Output Voltage = 440-vAC,RMS +5% 
Input/Output Current = 25-amp, RMS, max. (steady state) 
Input/Output frequency = 20.0-kHz 
Output/Input Voltage = 150-vDC f l  .O% 
DC Output Resolution = 2.0-vDC 
Output Power = 5.0-kW, max. 
DC Output Ripple = 1.0% (max), at full load 
3.5.7.2 Bidirectional DC Receiver Module Design Features 
Basic inverterbridge design 
Phasor regulation for AC output control 
Inductor-capacitor output filter 
Input power factor control 
Output is computer controlled 
CR 1 C R 2  
& $ 0 snubber 
1 1 
C R 4  I I  C R 3  
20 KHz Output 
Figure 3-9, The Bidirectional Receiver is similiar to the Inverter. 
Page 26 
Final Report 
NAS 3-24399 
CR 175068 
3.6 Measurements and Instrumentation 
3.6.1 Computer Measurements 
All DC measurements are appropriately isolated and scaled to be compatible with 
the 0 to 10 volt range of the Burr-Brown standard bus analog-to-digital converter 
card. AC measurements are similarly isolated and scaled, but they are connected 
to the standard bus RMS converter card, where they are converted to scaled DC 
outputs, readable by the above A-to-D converter board. 
High voltage AC measurements are taken through step-down transformers, and 
AC currents are measured through current transformers, designed specifically 
for the 20-kHz system frequency. These outputs are scaled and isolated with 
instrumentation amplifiers where required, and applied to the RMS signal 
conditioning board. 
The high-voltage DC measurements are reduced to appropriate signal levels 
through a high-impedance resistive divider network, and the DC currents are 
measured from high-frequency, coaxial current shunts. Both are fed directly to 
the signal conditioning board. 
The computer measurements are obtained from the outputs of the analog-to- 
digital board which converts the 0 to 10 volt,DC signals to digital values from 0 
to 4095. The digital number are then read by the computer, and multiplied and 
scaled by the appropriate calibration factors. The final results are displayed in 
engineering units in the measurements window of the MacIntosh interface. 
3.6.2 Direct Measurements 
Instrumentation points are provided throughout the assemblies for direct 
readouts of system performance. These signals are intended for connection of 
appropriate laboratory instruments (input isolation, high voltage, high 
impedance, etc) and are not scaled, limited, or protected. 
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Their locations are shown on the appropriate drawings in the drawing and 
documentation package, supplied with the testbed hardware. 
3.7 Mechanical Design 
The mechanical design of the delivered hardware is consistent with the testbed 
operations planned for its final end use. It was placed in roll-out drawers, mounted in 
standard laboratory "19 inch" racks, enclosed in EMI protective outer cabinets. 
Control and direct measurement accessibility is from the front of the cabinets, and all 
inputs and outputs are via standard connectors, mounted on the back panels. Hinged 
doors provide physical protection and EMI integrity. 
3.7.1 Modular Layout 
Modules and sub-assemblies were divided based on functional electrical and 
electronic blocks. 
Control wire-wrap and circuit boards were divided into functional blocks 
developed in the BDPCCE contract. Using this approach separates analog and 
logic functions into separate sub-assemblies. The logic functions are farther 
divided into functional blocks that can be common to several drivers or 
receivers, such as housekeeping, frequency synthesis, inputloutput, etc., to 
facilitate later development of a set of standard control blocks, using semi- 
custom-IC or PAL implementations. 
Power devices and associated resonant components were grouped into functional 
blocks to assess component sizes and layout requirements, so as to provide 
preliminary information to packaging studies which evaluated and sized expected 
flight designs. 
The actual modular breakdowns and their combinations to construct higher order 
functions can be examined in the complete report of Reference 2. 
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3.7.2 Driver Cabinet 
The driver (inverter) assembly was housed in a three bay, six foot, standard 19 
inch rack size, EMI compatible enclosure. (See Figure 3-10.) 
Two bays contain the high power equipment and logic circuits. The inverter 
power stages and resonant circuit components are arranged with a regulating pair 
and its output control RPC in each of three roll-out drawers. All their output 
transformers are mounted in a fourth drawer, at the bottom of the cabinet. High 
power, 20-kHz connections from individual inverters to their respective output 
transformers, and from the transformers to the output connectors at the back 
panel of the cabinet are Litz wire, to minimize skin-effect losses. 
The other bay mainly contains all the control circuitry and the imbedded 
computer for the inverter assembly. The 8086 type imbedded processor and its 
input and output boards are housed in their own "standard bus" card cage. The 
logic and control circuitry is assembled on wire-wrap and printed circuit cards, 
plugged into card cages and interconnected via conventional back-plane wiring 
and ribbon cables. Drive,-feedback, and instrumentation signals are passed 
between cabinet sections through shielded, twisted-pair, cables. All input and 
output interfaces are terminated with conventional connectors on the cabinet back 
panels. 
3.7.3 Receiver Cabinet 
The basic mechanical arrangement of the receiver assembly is the same as the 
inverters, and the same basic cabinet type is used. However, because of the 
lower volume of equipment in the three receivers, the power components are 
housed in one bay of a two bay set. As in the inverters, all the control circuitry, 
including the receiver assembly imbedded processor, is housed in its own 
separate bay. (See Figure 3-1 1.) 
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Figure 3-10, Driver Cabinet 
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Figure 3-1 I ,  Receiver Cabinet 
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4.3.3 Power Bus Systems 
The testbed used two power bus systems during its test program. The f i t  was 
constructed of round Litz wire, arranged in a set of three shielded, twisted pairs. 
In this way they could be used in a three-phase distribution configuration, in a 
single, single-phase bus, or in a paralleled, single-phase bus to verify parallel 
inductance reduction relationships. This bus system was used for the initial 
functional testing of the system. 
The second bus system was designed and constructed for NASA LeRC by 
Induction General, and was a flat "stripline" configuration, using Litz braid, 
with the return enclosing the supply side of the line on both flat sides. (See 
Figure 3-6.) Because of its improved electrical characteristics, it was supplied to 
the testbed by NASA and used for all the evaluation and characterization testing. 
3.7.4 Thermal Design 
Thermal design was conventional for air-cooled, laboratory-type, rack mounted 
equipment, used in the normal air conditioned, 1-G, laboratory environment. 
Forced air cooling, using the ambient surrounding air, was chosen for all the 
cabinets. It was implemented by installing commercial, rack-mounted fans in the 
bottom of each cabinet, which blow air up through the cabinets and out vents in 
the cabinet tops. 
An "outside-limit" type analysis was performed on the rack with the highest 
dissipation (inverter power rack) and a dual fan assembly, having an airflow of 
300 CFM was selected. The same fan assembly was then used in all the racks, in 
the interest of commonality. 
Cautionary Note: When operating the testbed at full load, the drawers should be 
in their full ''in" positions and the doors should be closed to assure adequate 
cooling for all the power components. 
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4.0 Fabrication 
4.1 Electronic Piece Parts 
All parts used in the construction of this equipment were commercial grade. Integrated 
circuits were primarily 4000-series CMOS and LS type TIL (at the computer 
interfaces) in plastic packages. Magnetic components were custom-designed (mostly 
with femte cores, and wound with Litz wire) and and built to breadboard quality, and 
not potted. While resonant capacitors were selected to be low loss types, special 
purpose, high frequency, high power custom devices were not used. 
4.2 Modules and Sub-assemblies 
Wire-wrap circuit boards and power component assemblies were constructed by 
General Dynamics - Space Systems Division in our avionics assembly area, a special 
facility used for one-of-a-kind assemblies of this type. Printed circuit boards were 
manufactured and assembled to commercial standards by local subcontractors to 
reduce costs on higher quantity sub-assemblies. 
4.3 Mechanical Assemblies 
The majority of mechanical assembly items were commercial hardware, designed to be 
compatible with the cabinet/rack system selected. Standard catalog, forced-air heat 
sinks and power component mounting provisions were used. Standard card cages 
were selected for the control hardware rack. Small, special purpose parts, such as 
mounting brackets or protective shields were constructed in our development machine 
shop. 
4.4 Integrated Assembly 
Integration and assembly into the final configuration was accomplished in the Space 
Power Systems laboratory, using research and development type technicians, 
supervised by Space Power Group engineers. 
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4.5 Other Considerations 
4.5.1 Laboratory Operations 
All laboratory operations including part procurement, construction, and testing 
was controlled and supervised by Space Power Engineering personnel. Actual 
construction and test tasks were performed by Avionics engineering technicians 
and assemblers. 
4.5.2 Quality Control 
Quality standards for construction, inspection, and test were consistent with 
"good commercial practice". Conformance to these standards was monitored 
primarily by engineering, with the results observed by the Quality Department on 
a sample basis. No official monitoring or inspection by the Quality Control 
Department was required by the contract. 
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5.0 Testing and Discussion of Results 
5.1 Test Plan 
Since this hardware is intended for engineering development type operation, no 
formal, step-by-step test procedure was used for its operation and test. A basic test 
plan, defining the data that was required for proper evaluation was written, and is 
included in this report as Appendix D. 
5.2 Module and Sub-Assembly Testing 
Since the hardware for this program is basically one-of-a-kind, no formal sub- 
assembly test sets were built, and initial verification of proper operation for the various 
system modules and subassemblies was performed on an informal basis, using 
standard laboratory test equipment, arranged in breadboard type test setups. 
5.3 Integrated System Functional Testing 
Once proper operation was established for the system elements, they were 
interconnected into a system configuration. Functional testing and integration 
proceeded in a sequential fashion. 
5.3.1 Inverters 
The inverters were powered and no-load operation was verified for each sub- 
. unit. They were then operated into resistive loads, interconnected and paralleled 
for shared operation into resistive loads, and the power transmission line 
attached with the resistive loads moved to its end. Finally, the driver-end RPC's 
were added to the system and their operation verified. When inverter operation 
was fully verified under these conditions, receiver modules were added to the 
system configuration. 
During these tests, it became clear that the inverters did not properly share output 
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loads when paralleled at light loads. Evaluation of the control function for the 
phasor regulator showed that under some conditions of load and inverter output 
voltage command, some inverters could sink current supplied by the others. The 
regulator control circuitry was redesigned, and the control boards changed to 
improve control of current sharing and to prevent inverters from sinking current. 
5.3.2 Switches (RPC's) 
When the receivers were added to the system configuration, it was noted that the 
phase shifts caused by their filters, and the current distortions they reflected to 
the line caused improper operation of the system RPC's, both at the driver and 
receiver ends of the power bus. Switch control designs referred the turn-on to 
either line voltage or current, and there were times and load conditions which 
made neither the correct reference. Switch control designs were therefore 
changed to provide DC drives to the antiparallel SCRs of the switch outputs 
(making them independent of load phase and distortion) and the control boards 
were reworked to incorporate the new designs. 
5.3.3 DC Receiver 
When the DC receiver was added to the system configuration, it was noted that 
high frequency noise caused by the switching of its regulator reflected back to 
the power transmission system caused enough voltage modulation to cause 
interference with other receivers. Evaluation of the noise spectrum showed that 
the current noise was significantly above the requirements of any of the usual 
EMC specifications. A preliminary input filter was designed and installed, and 
the interference eliminated. It should be noted that while this design solved the 
problem for the testbed, the receiver still had unacceptably high third harmonic 
currents, and the low output impedance of the inverter-transmission line 
combination eliminated the interference as a problem for this case. Since this 
filter design would still not meet the requirements of MIL-STD-461 (and other 
specs), more work must be done for a flight configuration. 
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5.3.4 AC Receiver 
This type of AC three-phase receiver provides for a minimum of current 
modulation on the 20-kHz power bus, and therefore has a minimum impact on 
system operation. However, its regulator does have some of the same switching 
noise shown in the DC receiver, and a similar input filter must be provided. The 
one in the testbed has the same characteristics and limitations that were described 
in the DC receiver case. 
In addition, the wide range of output frequencies required by this module's 
specification works well with a motor load, where the load is effectively its own 
output filter; but wide-band filtering for passive loads is not very practical. 
Therefore, while the controls for AC receivers may be designed to provide a 
wide range of output frequencies, the actual range of low frequency AC outputs 
into passive loads will be limited by the filter requirements. 
5.3.5 Bidirectional Receiver 
As a DC receiver, the bidirectional receiver has the same high frequency 
noise/input filter requirements and limitations described in paragraph 5.3.3. 
In the source (inverter) mode, this unit was operated from a master clock whose 
phase at the receiver matched the phase of the line voltage. The current sharing 
with the inverters could then be controlled by careful adjustment of the output 
voltage. This method of operation was possible because both inverters and BD 
receiver were two module phasor regulators powered from similar DC supplies 
and their phase shifts were about the same. For inverters with different numbers 
of sub-modules or with significantly different sources, it will also be necessary 
to add phase control to the regulator control functions. Figures 5- 1 and 5-2 are 
not based on data from this program, but show current sharing (for this class of 
hardware) as a function of the clock phase and commanded output voltage, and 
therefore are applicable to this discussion. 
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5.4 Evaluation and Characterization Testing 
5.4.1. Test Procedure 
The testing was pexformed in accordance with the NASA-approved test plan of 
Appendix D. Because of the engineering evaluation nature of the test program, 
no further detailed test procedure was used. 
5.4.2. Test Results 
In addition to the reduced data presented there, comprehensive engineering data 
was collected and reduced to provide a base for the design of Space Station flight 
hardware, and to provide a basis for the estimation of its performance.The 
detailed system configurations, test conditions, and test results are documented 
in a separate test report (Reference 8). That report also documents any changes 
that were made during the test or because of the test results, and includes system 
configuration drawings as appropriate. It also includes copies of the actual test 
data and waveform photographs. 
5.4.3 Summary and Discussion of Important Test Results 
a. Efficiency - Inverter efficiencies measured in the testbed averaged 88% for 
data taken at both General Dynamics and LeRC. Because of the testbed 
characteristics, this supports the conclusion that efficiencies approaching 
95% (at full load) can be achieved for flight designs. 
The testbed modules are required to supply 8.3-kW at full load. The actual 
capability of each regulating inverter is approximately 14-kW. Figure 5-3 
shows typical inverter efficiency as a function of load. Important data points 
are that an inverter with a 20% overload capability will have an efficiency of 
95% at full load and 96% at the overload point. Efficiency will be reduced to 
approximately 92% if it is loaded at the same point as the testbed inverters. 
Test and analysis data indicates that snubber circuits in the testbed inverters 
Page 39 
CR 175068 Final Report 
NAS 3-24399 
to limit dv/dt for the thyristors cost another 3% loss. This is mostly recover- 
able if energy recovery snubbers are used, or turn-off devices are used to 
replace the SCRs. Also, turn-off devices such as the IGT or MCT will have 
lower conduction losses, typically reducing inverter losses another 1 %. 
Therefore, the corrected efficiency for an improved design can be: 
100 
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Figure 5-3, EfJiciency is load dependent. 
b. Power Transmission Bus Stability - Because of predictions and wor- 
ries expressed in various papers and studies that said 20-kHz bus voltages 
would be out of control, as loads were attached at different points along long 
busses, bus voltage was measured for different loads to provide real data, 
and that data was supported by a computer analysis using the bus parameters 
measured on a 50 meter sample of the Induction General configuration. 
Evaluation of the sample-indicated that the bus will have a frequency 
response higher that 200-kHz. Since the 20-kHz line frequency is therefore 
at least an order of magnitude below the bus response, a valid model of the 
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bus can be constructed using a series of lumped parameter sections. This 
analysis used 5 meter sections and placed resistive, inductive, and capacitive 
loads at 25,50,75, and 100 meters. Figure 5-4 shows the results. The 
darker curves represent the locus of points for the various loads listed placed 
along the bus. The worst case occurs when the low power factor loads (+ or 
- 0.8) are connected at the end of the bus. The bus voltage is always within 
10 volts of the nominal M-vAC, for a worst-case variation of less than 
2.5%. The experimental data is about 50% lower than the calculated data, 
indicating greater damping in the actual system. 
It is therefore reasonable to conclude that the 20-kHz bus voltage is well 
behaved and predictable, with the worst-case excursion from the nomonal 
voltage less than f2.595, with no romote sensing or feedback. 
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Figure 54,100 Meter Bus voltages are stable and controlled. 
c. Power Quality, Interference, and EM1 - Power quality and 
interference between the various users that might be connected to the 
distribution bus system is a function of the amount of current distortion a 
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user is allowed to "put back" onto the bus, and the impedance (at the 
interference frequencies) of the inverters and bus supplying that user. 
The test program evaluated voltage distortions for undistorted and highly 
distorted load currents to measure basic inverter distortion, interference 
levels, and output impedance as a function of frequency. The distortion data 
is summarized below: 
Basic inverter distortion is approximately 2.8% at full load 
Full receiver loads (when properly filtered) add only about 0.04% to the 
Power bus impedance adds only 0.5% distortion to properly filtered 
Low total source impedance near the 20-kHz power transmission 
basic distortion 
receiver loads 
frequency minimizes any effects from low order harmonic currents 
Output impedance characteristics were measured by comparing the 
magnitude of output voltage at the harmonic frequencies of interest with the 
load current at the same frequency. Figure 5-5 shows the magnitudes of the 
impedances at the low harmonic frequencies, plotted on the calculated 
values. The log magnitude scale on the abscissa is referred to 10 ohms. As 
you would expect, good agreement is evident at the lower frequencies, and 
experimental data and calculated values start to deviate from one-another at 
the higher frequencies, where circuit strays, not used in the model, become 
more important. 
The main significance of the data taken during this test is that if load input 
currents are filtered well enough to meet the requirements of the typical flight 
EMI/EMC specifications, the power bus voltage total harmonic distortion can 
be easily kept within 3% of the fundamental value. 
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Figure 5-5, High Frequency ouput impedance is low. 
d. Overloads and Short Circuits - The testbed has demonstrated that 
steady-state limits and overloads can be controlled by the active phasor 
regulation loops. A current limit phasor regulation loop provides positive 
control of the output current, and has a response time of approximately 30- 
mSeconds. The current control function is an analog loop, with computer 
controlled references, which allow for different fault control modes 
Hard limit for fault current, and shift critical loads to another bus 
Computer or operator elects to raise the limit and try to continue to power the 
Computer or operator elects to raise the limit to a value high enough to burn- 
loads 
out the fault, in an attempt to clear it. 
Transient limiting, above the frequency of the regulation loop is provided by 
the series output capacitor in each invertr transformer primary. Its value is 
selected to allow the bridge to continue to operate (by keeping the natural 
resonant frequency safely above 20-kHz) even if the output is shorted. 
Obviously, it can then accomodate any loads less than a short circuit. 
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e. Low Power Factor Loads - Since low power factor loads usually reflect 
into the resonant network for this class of power processors, previous 
designs were intolerant of that type of load. This testbed's extrapolation of 
the basic technology resonant technology accommodates low power factor 
loads as follows: 
Capacitive Loads: 
Are isolated by the series output capacitor. 
Frequency Effects are limited by the value of the series output capacitor, 
since adding capacitance in series results in lower total capacitance seen 
by the resonant network. 
There is no effect until the capacitive loads are large enough to become. 
overloads and are actively limited by the regulation loop current limit. 
Inductive Loads: 
Are partially isolated by the series output capacitor. 
Since an inductor is effectively a minus capacitor, it can effectively reduce 
the value of the series output capacitor, and if large enough, cancel its 
isolation and change the natural resonant frequency. A higher natural 
frequency increases output distortion. In the testbed, the capacitor is 
sized so that there are no frequency effects above Power Factors of 0.7 
Testing has shown that for very low inductive power factors (less than 
0.5), possible driver logic inhibits can cause output failures. 
5.5 Final Acceptance 
The official, final acceptance test was performed at LeRC, after the testbed was 
shipped and installed, and returned to operating condition. The test was performed and 
proper operation was verified by LeRC personnel, using a detailed procedure written 
at LeRC, based on selected portions of the test plan. Those tests are documented in a 
LeRC report. (See Reference 9.) 
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6.0 Deliverables 
6.1 Documentation 
6.1.1 Engineering Drawings, Electrical and Schematics 
6.1.2 Engineering Drawings, Mechanical 
6.1.3 Engineering Drawings, Wiring Interconnection 
6.1.4 Test Plan 
6.1.5 Test Report 
6.1.6 Operating Procedures Manual . 
6.1.7 Final Report 
Delivered with testbed hardware 
Delivered with testbed hardware 
Delivered with testbed hardware 
Delivered and approved prior to testing 
Delivered herewith 
Delivered with testbed hardware 
6.2 Hardware 
The following specific items, called out by the latest contract revision, comprise the 
AC Power System Testbed of this contract and were delivered to NASA LeRC in 
August of 1987. 
6.2.1 Driver assembly Enclosure 
6.2.2 Receiver Assembly Enclosure 
6.2.3 Power Bus System 
6.2.4 InverterDriver Modules 
6.2.5 Load Control and Fault Isolation Switch Matrix 
6.2.6 Drivermus Control Switch Mamx 
6.2.7 Bidirectional Receiver 
6.2.8 DC Receiver 
6.2.9 Three Phase AC Receiver 
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6.2.10 System Controller 
6.2.1 1 System Software 
6.3 Installation and Checkout at LeRC 
Installation and checkout of the hardware was accomplished in the AC Power System 
test facility at Lewis Research Center by NASA personnel, with assistance, as 
required, from General Dynamics/Space Systems Division, Space Power Systems 
engineering personnel. This has been verified by successful completion of the final 
acceptance test in the NASA facility, and a hardware demonstration as part of the final 
report on 20 October, 1987. 
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7.0 Conclusions and Recommendations 
7.1 Conclusions 
The following are the significant conclusions about this hardware, as demonstrated by 
this development, construction, and test program. They are divided into sections for 
each major testbed hardware element, and include the program's major 
accomplishments and lessons learned for each. 
7.1.1 Inverters 
The significant hardware developments that were proved in this program are: 
Overload control 
Regulation 
Output impedance control and its effects on interference 
Distortion and E m M C  compatibility 
Paralleling and current sharing 
Computer control capability and algorithms 
Lessons learned which impact future hardware designs are: 
Turn-off type switches offer significant improvements in operation and 
Regulator designs must be improved to include better line regulation and 
Resonant network designs must be compensated to accommodate the 
Maximum efficiency occurs at full-load 
perfoxmance in the areas of, Efficiency, Reliability, and Control. 
positive control of current sharing. 
maximum phasor separation at maximum load and maximum input voltage. 
7.1.2 Bus Control Switch Matrix and Load Control Switch Matrix 
The significant hardware developments that were proved in this program are: 
RFT demonstration 
Overload control 
Less than 100-psecond response 
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Lessons learned which impact future hardware designs are: 
performance for efficiency, reliability, and control. 
reactive load isolation. 
DC drives with synchronized turn-on and turn-off. 
Turn-off type switches offer modest improvements in operation and 
Semiconductor switch capacitance is an important design consideration for 
Load Power Factor-effects drive thyristor design implementations toward 
7.1.3 Transmission Lines 
The significant hardware developments that were proved in this program are: 
Definition and identification of configuration dependent characteristics 
Regulation and stability demonstration 
Line impedance control and its effects on interference 
Distortion effects and EMI/EMC compatibility 
Lessons learned which impact future hardware designs are: 
Smpline or flat configurations offer the best control of characteristics for 
Capacitance effects can be compensated, if necessary. 
High surface area configurations (Litz wire or foils) should be used to 
Conventional wiring can be used for short (inside station modules or units) 
long lines. 
minimize losses in long lines. 
interconnections. 
7.1.4 Bidirectional Receivers 
The significant hardware developments that were proved in this program are: 
Overload control (in both directions) 
Phase delay regulation (as a receiver) 
Output impedance control and its effects on interference (when used as a 
source) 
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Distortion and EMJEMC compatibility, both when used as a source, and 
reflected to the line when supplying a load 
Paralleling and current sharing with Inverters (when used as a source) 
Computer control capability and algorithms 
Lessons learned which impact future hardware designs are: 
Same as inverters when used as a source (see Paragraph 7.1.3). 
Control of clock phase is required for different sources, either with positive 
phase control of a master clock input, or with a phase-locked loop, 
synchronized to the line. 
character of the receiver's operation from source to load. 
Clock phase can be used to control the operational mode, and change the 
7.1.5 DC Receivers 
The significant hardware developments that were proved in this program are: 
Overload control 
Phase-delay regulation 
Transformer-Rectifier-Filter configuration verified 
Input filter requirements defined 
Computer control capability and algorithms 
Lessons learned which impact future hardware designs are: 
A critical value output inductor is required for 20-lcHz input current control. 
A flyback diode is required to prevent the output filter from reflecting its 
An input filter is required to limit the high frequency line current distortion 
power factor to the input. 
for EMC and interference control. 
7.1.6 Three-phase AC Receivers 
The significant hardware developments that were proved in this program are: 
Overload control 
Regulation 
Basic motor control verified 
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Distortion and EMI/EMC compatibility is controlled for the three phase 
Twelve-step configuration (two-odone-off and three-on states) 
Computer control capability and algorithms 
configuration 
Lessons learned which bpact  future hardware designs are: 
Pulse population modulation provides improved control and frequency 
Phase delay regulation is possible and reasonable if pulse population does 
Population and regulation control approaches which use an AC reference 
resolution for the AC outputs. 
not have sufficient resolution. 
voltage provide improved low frequency AC output control. 
7.2 Recommendations 
7.2.1 Testbed Related 
a. Upgrade the testbed to include hardware (especially for the inverters) that 
incorporates turn-off type devices for the main power switching 
components. Use MCT's, IGT's, FET's, or bipolar transistors instead of 
SCRs, to improve efficiency and simplify drive and protection circuitry. 
b. Upgrade the testbed regulator control boards to newer designs which include 
clock phase control for positive control of current sharing, and improved 
gain characteristics for improved bus voltage control performance. 
7.2.2 Generic 20-kHz Hardware Related 
a. Where possible hardware designs (especially for the inverters) that 
incorporate turn-off type devices for the main power switching components 
should be used. Use MCT's, IGT's, FET's, or bipolar transistors instead of 
SCR's, to improve efficiency and simplify drive and protection circuitry. 
b. High surface area wiring configurations (Litz wire or flat foils) should be 
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used to compensate for skin effect in long power busses to minimize losses 
and/or conductor mass. Flat braid or stripline configurations provide the best 
management and control of line parameters. Conventional wiring may be 
used for short runs (inside modules or units) or low power applications. 
Twisted pair configurations will minimize interference and pickup in these 
conventional wiring applications. 
c. RPC's and RBI's - must be designed to accommodate very low power factor 
loads, even though spec limits on users normally would control input power 
factors. Connecting to an unloaded power bus is probably the worst case 
(power factor < 0. l), even though it is a small load. 
d EMT/EMC - The intent of the classical E m M C  specifications (such as 
MIL-STD-461 and MIL-STD-462) should be applied to load interface 
hardware attached to the 20-kHz power bus. When they are required, the 
vehicle system power quality should be in the 3% THD range. 
e. Transformers - Non-linear elements (switches, rectifiers, etc.) and transients 
in utility systems of this type can often cause AC unbalances which appear as 
a net DC term in the current. Therefore, even though this is an all AC 
system, transformers and other magnetic components should be designed to 
accommodate some reasonable percentage of DC to avoid saturation effects. 
Page 51 
CR 175068 Final Report 
NAS 3-24399 
Page 52 
~~ ~ 
CR I75068 Final Report 
NAS 3-24399 
8.0 References 
8.1 "An SCR Inverter with Good Regulation, Sine-Wave Output"; Neville 
Mapham; IEEE Transactions on Industry and General Applications; IGA-3, N0.2, 
Apr-May, 1967. 
8.2 "Bidirectional Power Converter Control Electronics" , Final Report; NASA 
CR 175070, NAS 3-23878; J.W.Mildice, General Dynamics - Space Systems 
Division. 
8.3 "Study of Power Management Technology for Orbital Multi-lOOkWe 
Applications"; Final Report, NASA CR 159834; J.W.Mildice, General Dynamics, 
Convair Division 
8.4 "Study of Multi-Megawatt Technology Needs for Photovoltaic Space 
Power Systems"; Final Report, NAS 3-21951; D.M.Peterson, General Dynamics, 
Convair Division 
8.5 "20-kHz, Proof of Concept Test Program"; Final Report, NAS 3-22777; 
Loran J. Wappes, General Dynamics - Space Systems Division 
8.6 "Fault Tolerant AC Power Processing"; Final Report, GDC-ERR-83-212; 
Loran J. Wappes, General Dynamics - Convair Division, December, 1983 
8.7 "Control Considerations for High-Frequency, Resonant Power 
Processing Equipment Used in Large Systems"; J. W. Mildice, Proceedings 
of the XECEC, August 10-14,1987 (NASA Technical Memorandum 98226; AIAA- 
87-9353) 
8.8 "Performance Test Report, LeRC AC Power System Testbed"; Contract 
NAS 3-23878; R. Sundberg, General Dynamics - Space Systems Division, 
November, 1987 
Page 53 
CR 175068 Final Report 
NAS 3-24399 
8.9 "Acceptance Test Report for 20-kHz Power Testbed"; Contract NAS 3- 
24399; Frederick J. Wolf, NASA LeRC, 30 September, 1987 
8.10 "Bidirectional Four Quadrant (BD4Q) Power Converter Development", 
Final Report, NASA CR 159660, F.C.Schwarz, Power Electronics Assoc. Inc. 
8.1 1 "Controllable Four-Quadrant AC to DC and AC Converter Employing 
an Integral High Frequency Series Resonant Link"; U.S.Patent 4,096,557, 
June, 1978 
8.12 "A Practical Resonant Converter Using High Speed Power Darlington 
Transistors"; Suridar R. Babu, General Electric Co., Auburn, NY, PCI March, 
1982 Proceedings, pp 122-141 
8.13 "Advances in Series Resonant Inverter Technology and Its Effect on 
Spacecraft Employing Electric Propulsion"; R.R.Robson, Hughes Research 
Labs, Malibu, CA, presented at AIA/UASS/OGLR 16th International Electric 
Propulsion Conference, November, 1982. 
Page 54 
Final Report 
NAS 3-24399 
CR 175068 
APPENDICES 
A . Work Statement . . . . . . . . . . . . . . . . . . . . . . . .  57 
B . Hardware/Software Requirements Digest . . . . . . . . . . . . . .  59 
C . Electrical Hardware Schematics . . . . . . . . . . . . . . . . . .  61 
D.TestPlan . . . . . . . . . . . . . . . . . . . . . . . . . . .  63 
Page 55 
CR 17.5068 Final Report 
NAS 3-24399 
Page 56 
Final Report 
NAS 3-24399 
CR 175068 
Appendix A 
Contract Work Statement 
This Appendix is a copy of Section C of the contract for this program, 
"Description/Specification/Work Statement" for the AC POWER SYSTEM TESTBED. It is 
reproduced here to defrne the system baseline at the beginning of the program. See 
Appendix B for a digest of the subsequent contract changes. 
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PART I - THE SCHEDULE 
Sect ion C 
D e s c r i p t i o n I S p e c i f i c a t i o n s l k r k  Sta temen t  
AC POWER SYSTEM TESTBED 
EXHIBIT A 
STATEFIENT OF L!ORK 
I .  I n t roduc t i on  
The Space Power Technology D i v i s i o n  of the  Lewis Research Center i s  
e s t a b l i s h i n g  a Space Power Testbed f a c i l i t y  t o  evaluate candidate power 
systems and components f o r  space power and Space S ta t i on  appl icat ions.  The 
h igh  frequency, resonant c i r c u i t  driven, a.c. power:..system i s  a h igh  p r i o r i t y  
candidate power system. The con t rac to r  has developed i t  t o  i t s  present s t a t e  
where i t  i s  opera t iona l  as a three-phase, h igh  voltage, h igh  frequency power 
system a t  a 5 kW power l eve l .  
system t o  a power c a p a b i l i t y  of 25 kW f o r  eva lua t ion  i n  the  testbed. 
a.c. power systeln i s  uniaue i n  tha t  i t  i n v e r t s  d.c. power f rom a s o l a r  array 
o r  o ther  d.c. source t o  s inuso ida l  a.c.  power a t  a h igh  freauency and h igh  
vol tage, and t ransmi ts  t h i s  power through redundant t ransmission l i n e s  t o  
d i v e r s i f i e d  user loads. The coabinat ion o f  h igh  vo l tage and h igh  frequency i n  
con junc t ion  k i t h  e s s e n t i a l l y  loss less  power semiconductor swi tch ing r e s u l t s  i n  
h igh  o v e r a l l  system e f f i c i e n c y  and low o v e r a l l  system weight. 
system cons is t s  o f  a resonant d r i v e r  stage t h a t  i n v e r t s  the d.c. imput vo l tage 
t o  20 kHz, 440 v o l t s  a.c. three-phase power a t  a power l e v e l  of 25 kW, a bus 
c o n t r o l  f a u l t  i s o l a t i o n  swi tch m a t r i x  t o  connect the  three-phase power t o  
e i t h e r  o r  b o t h  redundant t ransa iss ion  l i n e s ,  and a load c o n t r o l  and f a b l t  
i s o l a t i o n  swi tch  ma t r i x  t o  connect. t he  user loads t o  the  system. 
i n t e r f a c e  devices inc lude an a.c . - to -var iab le  voltage-d.c. conver ter  tha t  
prov ides 5 kW of regu la ted  d.c. power a t  a vo l tage l e v e l  i n  the  range from 25 
t o  150 vo l t s ,  a.c. i n v e r t e r s  t o  prov ide 25 kW of three-phase va r iab le  
frequency, v a r i a b l e  vol tage, a.c. power a t  a vo l tage from zero t o  ll5V r m s  
l i ne - to -neu t ra l  and frequency from zero t o  2.5 k H z ,  and a b i - d i r e c t i o n a l  
converter.  The b i - d i r e c t i o n a l  converter func t ion  a s  a power rece iver  i n  t h e  
forward d i r e c t i o n  t o  convert  the  20 kHz power t o  d.c. t o  charge an energy 
The i n t e n t  of t h i s  program i s  t o  upgrade the  
This 
The t o t a l  
The load 
c- 2 
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storage b a t t e r y  and as  a d r i v e r  i n  the reverse power f l o w  d i r e c t i o n  t o  P r O V i O e  
20 k H t  a.c. power t o  t h e  systen from t h e  Dat tery .  
the e n t i r e  system i s  supervised by a micro-computer. The system components 
a re  modular i n  na tu re  thereby f a c i l i t a t i n g  expansion t o  h igher  power l eve l s .  
Control  and p r o t e c t i o n ' o f  
This Statement of Work d e t a i l s  the tasks t o  Ijpgrade the system power 
l e v e l  and produce t h e  hardware f o r  t he  testbed f a c i l i t y .  
11. Object ive 
The o b j e c t i v e  of t h i s  work i s  t o  design, b u i l d ,  t e s t  and d e l i v e r  a 25 kk' 
h i g h  frequency a.c. testbed system f o r  eva lua t i on  as a h i g h  p r i o r i t y  candidate 
concept f o r  t h e  Space S t a t i o n  e l e c t r i c  power system and o the r  f u t u r e  space 
missions. 
concept. 
111. Scope 
System design w i l l  be based on the 20 kHz resonant i n v e r t e r  d r i ven  
The work t o  be accomplished i s  t h e  design, f a b r i c a t i o n ,  t e s t ,  and 
eva lua t i on  of 2 t e s t b e d  resonant c i r c u i t  dr iven, h igh voltage, h igh  frequency 
a.c.  power systerr a s  defined and s p e c i f i e d  under the  requirements o f  t h i s  
S.O.W. and t o  a s s i s t  w i t h  the i n s t a l l a t i o n  and i n i t i a l  ope ra t i ona l  checkout 
t e s t s  o f  t he  t e s t b e d  a t  the LeRC. 
c o n t r a c t o r  c o n s i s t  o f  a l l  personnel, services,  mater ia ls ,  suppl ies,  
computational, f a b r i c a t i o n ,  and t e s t  f a c i l i t i e s  necessary t o  perform t h e  above 
types of work. 
The resources t o  be furnishea by t h e  
I V .  Requirements 
A. General Systew 
1. The a.c. power system testbed s h a l l  c o n s i s t  o f  the f o l l o w i n g  
modular components: 
a. A Type 1 i nve t te r / t rans fo rmer  d r i v e r  module t o  convert 
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simulated solar array d.c. voltage in the range of 150 to 300V d.c. to 25 
kilowatts, three-phase a.c. power at 20 k H t  frequency and rms line-to-neutral 
voltage of 440 volts 
b. A Type 2 inverter/transfonner driver module to convert 440V 
a.c. (line-to-line) three-phase, 60 H t  a.c. power tp 25 kW a.c. power, 
three-phase, 20 kHz,  440V a.c. 1 ine-to-1 ine neutral. 
c. A source bus control fault isolation switch matrix for 
interconnection of the driver module output to both or either of two 
transmission busses. 
d. Two redundant transmission power busses, each rated for 2 %  
wat ts .  
e. One user load control and fault isolation switch matrix for 
interconnection of user loads with the power busses. 
f. systen control, containing a microprocessor controller with 
analog and serial data bus input/output. 
source and load matrix switches and provide overall fault tolerant and fault 
protective system operation. 
be compatible with and interface with the testbed facility control System at 
LeR C. 
The controller shall control the 
The microprocessor and associated software shall 
g. Five user load receiver modules: 
(1) One bi-directional converter module to provide forward 
.and reverse power flow between the 1.c. system power power busses and an 
energy storage battery. 
(2) One d.c. converter module to provide variable d.c. 
voltages of +25V d.c. to +150V d.c. from the 20 kHz,  three-phase power busses. 
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( 3 )  Three ( 3 )  three-phase va r iab le  vo l tage va r iab le  
frequency a.c. modules t o  p rov ide  three-phase output  power a t  va r iab le  
frequency o f  0 t o  2.5 kHz and va r iab le  vo l tage o f  0 t o  115V a.c. rms, 
l i ne- to -neut ra l .  The output  s h a l l  be f o u r  w i r e  wye connected t o  i n t e r f a c e  
w i th  the  three-phase power l i n e s  and neu t ra l  w i r e  i n  the  t ransmission busses. 
2. The system s h a l l  f u n c t i o n  t o  convert  t he  d.c. power f rom a 
s imulated s o l a r  a r r a y  o r  o ther  d.c. source, o r  from a 60 Hz comnercial power 
source, t o  25 kW three-phase a.c. power a t  20 kHr freauency and 440V a.c. rms 
l i ne - to -neu t ra l  vol tage. 
c o n t r o l  f a u l t  i s o l a t i o n  swi tch matr ix ,  two redundant three-phase, f ou r -w i re  
t ransmission l i n e  busses, and a load c o n t r o l  and f a u l t  i s o l a t i o n  swi tch m a t r i x  
This power i s  t o  be t ransmi t ted  through a bus 
t o  the  user load rece ive r  modules descr ibed i n  g. above. 
3. The system s h a l l  be designed f o r  l igh twe igh t ,  h igh  e f f i c i e n c y ,  
and t o  p rov ide  autonomous, f a i l  opera t iona l  and f a i l  safe ( f o r  i n t e r n a l  systefn 
f a u l t s ) ,  and f a i l  safe ( f o r  load  f a u l t s )  system operat ion.  I t s h a l l  be 
designed f o r  niinivum electromagnet ic r a d i a t i o n  and s u s c e p t i b i l i t y  i n  
accordance w i t h  MIL STD 461. 
expansion t o  h igher  power leve ls .  
The system s h a l l  be modular t o  f a c i l i t a t e  
6. Systeln Component Modules 
1 .O Three-phase D r i v e r / I n v e r t e r  Modules - 
Each module s h a l l  be a f u l l - b r i d g e  type, se r ies  resonant 
i nve r te r ,  operated i n  the  vol tage-source mode. 
The th ree  i n d i v i d u a l  s i n g l e  phase modules which comprise a 
three-phase module s h a l l  be synchronized from a redundant ex te rna l  c lock w i t h  
appropr ia te  three-phase d r i v e  pulses and w i t h  outputs in terconnected a t  t h e i r  
output  transformer secondaries t o  d r i v e  the  three-phase bus system. 
E lec t ron i c  i n t e r f a c e  spec i f i ca t ions  i nc 1 ude: 
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1.1 Module Type 1: 
I npu t  vo l tage - l S O V  d.c. t o  300V d.c. 
Power source impedance - power supply or power ar ray.  
Output vo l tage  - 440V a.c., rms - t5.a ( a t  t h e  
t ransformer secondary, 1 i ne- to -neut ra l )  
Output power - 25.0 kW ( t o t a l ,  three-phase) max., 
steaay-state. 
Output freauency - 20.00 kHr - + TBD X ,  (TBD i n  Task 1 ) .  
Load v a r i a t i o n  - 10% load t o  f u l l  load. 
Synchronizat ion s i g n a l  - compat ib le w i t h  CMOS l o g i c  
l e v e l s  20.0 kHz - + TBD X ,  (TBD i n  Task 1). 
1.2 Module Type 2: 
0 Inpu t  vo l tage - 440V a.c. ( 1  ine- to-1 ine) ,  three-phase, 
60 HI, a.c. 
8 Power source impedance - standard c o m e r c i a l  u t i l i t y  
power. 
Other paraneters a re  t h e  same as module Type 1. 
Type 2 modules and the  a.c. modules o f  5 . 2  w i l l  be 
0 
capable o f  ope ra t i ng  as a separate motor c o n t r o l  u n i t .  
2.0 Bus Contro l  Switch M a t r i x  - 
Each element s h a l l  be an a.c. semiconductor remote power 
c o n t r o l l e r  capable o f  connect ing o r  disconnect ing a d r i v e r  module to / f rom t h e  
system power bus. 
The c o n t r o l  s h a l l  operate i n  one turn-on and two t u r n - o f f  modes: 
0 Turn-on i s  t o  be from a system computer /cont ro l le r  comand. 
Emergency turn-off is to be automatic, based on a 
combination of voltage and current sensed at the load 
module, and occurs in less than 1.0 cycle of the power bus 
frequency. 
Control led turn-off from a system, computer-controller 
comnand based on an evaluation of system perfonnance shall 
occur in less than 100 m sec. 
Electronic i nterf ace spec if icat ions inc 1 ude : 
Switched voltage: 762 vac., m s  - + 5.0%. 
Switched current: 25.0 amp, rms, max. (real). 
Freauency: 20.0 kHz. 
Comnand inputs: Cocnpatible with CMOS logic levels. 
Kaximum voltage drop for switch: TBD. 
Reactive current: TBD, max. 
Turn-on transient: TBC. 
Response time: T B D .  
*These parameters to be aetermined in Task 1 based on test 
results from the contractor's present breadboard system and verified by tests 
in subsequent tasks.  
3.0 Power Busses - 
The power busses shall be two parallel busses, sharing the 
loads under normal operating conditions, and each capable of operating to 
supply the full load requirement when operated alone. Each bus shall be a 
three-phase, 4-wire transmission line designed for minimum electromagnetic 
radiation and susceptibility. 
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Electronic interface spec i f  icat ions: 
Length: 50 meters. 
Diameter: TBD. 
Voltage (line-to-neutral): 440V a.c., rms - + 5.0%. 
Current: 25.0 amp, nns (normal operation); 50.0 amp, r m s  
(fault operation). 
Allowable losses (at 50 meters): 0.5% of load (normal 
operation); 2.0% of load (fault operation) 
Terminations: TBD.  
Capacitance: TBD. 
Inductance: TBD. . 
These paraveters to be determined in Task 1 and verified by 
tests in subsequent tasks. 
4.0 Load Control Switch Matrix - 
Each element shall be an a.c. semiconductor remote power 
controller capable of connecting or disconnecting a load module to/from either 
or both system power busses. 
The control operates in one turn-on and two turn-off modes: 
Turn-on shall be from a system cornputer/controller command. 
Emergency turn-off shall be automatic, based on a 
combination of voltage and current sensed in the switch, 
and shall occur in less than 1.0 cycle of the power bus 
frequency. 
Control led turn-off from a system computer-control ler 
comnand based on an evaluation of system performance shall 
occur in less than 100 rn sec. 
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Elec t ron ic  i n te r face  spec i f i ca t i ons  inc lude:  
0 Switched voltage: 762 vac., rms + 5.0%. 
0 
0 Frequency: 20.0 kHz. 
Turn-on t rans ien t :  T B D ,  
0 
These parameters t o  be determined i n  Task 1 and v e r i f i e d  by 
- 
Switched cur ren t :  25.0 amp, nns, max. 
Maximum vo l tage drop f o r  switch: TBD. 
Comnand inputs :  Compatible wi th  CHOS l o g i c  leve ls .  
t e s t s  i n  subsequent tasks. 
5.0 Load Modules - 
5.1 Var iable Voltage D.C. Modu 
Converts the bus outputs t 
e: 
regu la ted  d.c. f o r  general 
usage. 
E lec t ron i c  i n t e r f a c e  spec i f i ca t ions :  
Input  v o l t a g e :  440V a.c. rms - + 5.OX, l i ne - to -neu t ra l .  
Input  cur ren t :  25.0 amp, rms, max., s teady-state.  
Transient i npu t  cu r ren t :  T B D .  
Input  frequency: 20.0 kHt. 
Output vol tage: +25.0 t o  +150.0V d.c. + 1.0% ( w i t h  
2.0V d.c. r e s o l u t i o n ) .  
Output power: 5.0 ku, max. 
Output r i p p l e :  1.0% max. ( a t  f u l l  load) .  
Control  inputs :  Cornpatable w i t h  0110s Logic leve ls  and 
i n t e r f a c e  spec i f i ca t ions .  
- 
I .  
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5.2 Variable Voltage, Var iable Frequency A.C. Modules: 
Convert t he  bus outputs  t o  regu la ted  a.c. v a r i a b l e  
frequency for general a.c. usage, i n c l u d i n g  motor con t ro l .  
E l  e c t r o n i c  i n t e r f a c e  s p e c i f i c a t i o n :  
e 
0 
0 
e 
0 
0 
0 
e 
0 
e 
. .  
I npu t  vol tage: 440V a.c., nns - +S.OX, three-phase, 
1 ine-to-neutral .  
I npu t  cu r ren t :  25.0 amp nns, max., steady-state. 
Transient i n p u t  current :  TBD. 
Input  frequency: 20.0 kHz. 
Output vol tage: zero t o  115V a.c., rms 
( 1  i ne - to -neu t ra l )  - +1.0%;, three-phase. 
Output frequency: zero t o  2.5 kHz - +1.0%. 
Output d i s t o r t i o n :  5.0% max. t o t a l  ( a t  f u l l  load) .  
Output power: 25.0 kW max. 
Load power fac to r :  0.5 max. 
Output r i p p l e :  1.0% max. ( a t  f u l l  load).  
Control  i npu ts :  Compatible w i t h  0.10s l o g i c  l e v e l s  and 
i n t e r f a c e  spec i f i ca t i ons .  
5.3 B i d i r e c t i o n a l  Converter Module: 
Operates i n  two d i s t i n c t  modes: 
1. As a d.c. r e c e i v e r  w i t h  output  r e g u l a t i o n  c o n t r o l  
based on an e x t e r n a l  comnand from t h e  System Computer/control ler ,  which may b e  
based on b a t t e r y  pressure, b a t t e r y  current ,  b a t t e r y  vol tage, o r  any 
combination o f  those parameters (when used as a b a t t e r y  charger) .  
2.  As a system d r i v e r / i n v e r t e r  module operatiang fros,  t h e  
b a t t e r y  t h a t  has been charged w i t h  outputs  cons is ten t  w i t h  d r i v e r / i n v e r t e r  
module reauirements. 
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Battery character i st i cs : 
Fully charged voltage: TBD. 
* 
Cell Capacity: TBD. 
* No. of series cells: TBD. * '  
No. of parallel strings: TBD. 
Chty cycle: TBD. 
* To be determined in Task 1 and verified, where 
Discharged voltage (at TBD X 000). 
applicable, by tests in subsequent tasks. 
6.0 System Control - 
System control shall be accomplished by one microprocessor to 
simulate source and load distributed control. 
The basic processor controller type i s  a single "off-the-shelf" 
microcomputer board using a TM990-101 h 4 G S  processor from Texas Instruments. 
Programing shall be in FORTH, a high-level compiled language 
especially well suited to t h i s  type of hardware control function. 
All module interfaces shall have provisions f o r  manual inputs 
so that functional system tests may be performed without active computer 
control. 
System interfaces shall be capable of expansion to accept 
standard serial data bus inputs and specifications, including MIL-STD-1553, 
and IEEE 448 including fibre optic data transmission. 
6.1 Microcomputer Software: 
To inplement two-level fault protection, the microcomputer 
software shall monitor analog data, accept data bus comands, and run a Slack 
time foreground task that self-checks the microprocessor. 
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Specif ical ly, the microprocessor shall be programmea to 
These execute the tasks necessary for programable fault tolerant control. 
shall include: 
o 1,000 Hz task (switch control). 
o 
o 
6.1.1 
25 Ht tasks (data bus polli*ng/comnand response) 
e1 Hz task voltage regulation and CPU Status checkins. 
1,000 Hz Task - There shall be a real-time task 
completed every millisecond that monitors the bus current and voltage for 
excessive out-of-tolerance conditions. 
provide software control over the algorithm used. For the deliverable 
breadboard, the algorithm shall generate a turnoff comnand if the switch 
current of a par.ticular switch exceeds 100% of its rated current for 40 out of 
50 milliseconds (40 out of 50 times the task i s  run). This high rate pernits 
the software data filtering. The software switch detection and isolation 
approach controls the hardkare using the same digital-to-analog converter 
outputs as is used by the hardware switch fault detector and isolator. 
this, a negative current limit shall be output. 
to ignore the line voltage and imnediately shut off the switch. 
The programability of this task shall 
To do 
This will cause the hardware 
6.1.2 25 Hz Task - The 25 Hz task monitors the 
instrumentation signals reauired by the finalized measurevent list and outputs 
data on the data bus when polled by the System master controller. 
6.1.3 Resident Foreground Task (r 1 Hz) - The resident 
foreground task is a slack tiae task that executes when the two highev 
priority tasks are idle. It accomplishes three functions: 
0 Vcltage level setting. 
0 Bidirectional converter mode Control. 
0 Self test o f  the microcomputer. 
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The voltage level set comands the inverters to output a 
desired line voltage specified by a dac output. The bidirectional voltage 
control function specifies the required charging current that should be used 
to charge batteries, and the desired output voltage during discharge. It alsc 
Specifies the mode of the converter. The self test.*function executes a memory 
sum and instruction test program that continuously validates microcomputer 
operation. 
on the data bus to the system master controller. 
Failure o f  the test sets flags and status bits, which are reported 
6.2 Software Generation: 
The higher level tasks (25 Hr, resident foreground) shall 
be programed in E.L. FORTH code. E.L. FORTH is the Engineering Logic version 
of Forth Interest Group (FIG-Forth) configured f o r  the Texas Instruments TR990 
series of microcomputers. 
software development system and a comprehensive run-t ime support package. 
is packaged in six T452716 EPROMs and is optimized for use in PROM-based, 
time-critical, interrupt-driven, monitor, and control applications., 
It is designed to function both as a powerful 
I t  
6.3 Monitor: 
The monitor is a highly modified TIBUG type monitor. 
(TIBUG is a registered tradelnark of Texas Instruqents,Inc.) 
On power-up, the monitor checks HEX 3000 for a flag word. 
It will test the flag-word vectoring to a special entry to FORTH and cause tht 
automatic implementation of an app) ication program. The power-up sequence 
starts the two interrupt-driven tasks and then branches to a noninterrupt 
loop. FORTH is not accessible in this loop. 
Each prograln is developed with E.L. FORTH in PROK and the 
Wnen the program is colnpleted, an additional routine is application in RAF:. 
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w r i t t e n  t o  e s t a b l i s h  the power-up l inkages and sequences. The RAF: image i s  
burned i n t o  EPROM f o r  i n s t a l l a t i o n  i n  t h e  f i n i s h e d  system. 
Simply executed when power turn-on occurs. 
Then the tasks are 
6.4 Microcomputer Hardware: 
The microcomputer cons is t s  o f  a TMS990-101 m i  croprocessor, 
memory extens ion board, analog I/O boards, 9600 baud i n d u s t r i a l  data bus, 
chassis, power supply, and in te rconnec t ing  cables. 
demonstrate f u n c t i o n a l  f a u l t  t o le rance  o f  t h e  power system. Operat ional ly ,  
The i n t e n t  1s t o  
redundant RAD hard processing w i l l  be requi red,  and data bus a r c h i t e c t u r e  W i l l  
be changed. Compatible hardened equipment i s  a v a i l a b l e  i n  t h e  same 1.1. 
fam i l y .  
C. Mechanical Conf igurat ion 
The system's mechanical c o n f i g u r a t i o n  s h a l l  be composed of a d r i v e r  
assembly, bus system, and a rece ive r  assembly. A l l  chassis and modules s h a l l  
be  mounted i n  standard 19-inch racks and s h a l l  prov ide t h e i r  own forced-a i r  or 
convect ive cool ing.  
Transformers and o the r  system i n t e r f a c e  hardware s h a l l  be conf igured 
t o  a l l o w  system rearrangement and Operation as a single-phase system w i t h  the 
d r i v e r s  ope ra t i ng  i n  s e r i e s  or i n  p a r a l l e l  t o  supply 25.0 kk. 
V. S p e c i f i c  Tasks 
Tasks I - Reauirements 
The requirements i n  Sect ion I V  are  p re l im ina ry  i n  na tu re  w i t h  several  
requirements and parameters t o  be determined i n  t h i s  task and t o  be v e r i f i e d  
by t e s t s  and/or exper imentat ion i n  subsequent tasks. 
1. The c o n t r a c t o r  s h a l l  perform those inves t i ga t i ons ,  l i t e r a t u r e  
searches, discussions, r e v i e w s  of t e s t  d a t a  from the  present breadboarded 
power system, and/or f u r t h e r  t e s t s  and exper imentat ion w i t h  t h i s  present 
breadboard power system, i f  necessary, t o  acauire the necessary data and 
in format ion t o  update and f i n a l i z e  tne  requirements f o r  t h e  25 kW systeln. 
c o n t r a c t o r  s h a l l  a l s o  consider the inpu ts  f rom LeRC personnel r e l a t i v e  t o  the 
needs f o r  proper and e f f i c i e n t  operat ion i n  the  LeRC testbed. 
The 
2. The c o n t r a c t o r  s h a l l  update and f i n a l l r e  ,the requirements f o r  t h e  25 
kW power system and submit t h ree  ( 3 )  copies of t he  f i n a l i z e d  requirements t o  
t h e  NASA p r o j e c t  manager f o r  h i s  review and approval. 
Task I1 - Design 
1. The c o n t r a c t o r  s h a l l  prepare p re l im ina ry  c i r c u i t  designs o f  t h e  
modules and sw i t ch  matr ices,  the t r a n m i s s i o n  l i n e  power bus, the 
microprocessor system c o n t r o l l e r  and the reau i red  software for the two l e v e l  
f a u l t  p r o t e c t i o n  and c i r c u i t  mon i to r i ng  t o  meet the f i n a l i z e d  c i r c u i t  
requirements determined i n  Task I .  
analyses and t e s t s  of the e x i s t i n g  low power system and, where necessary f o r  
c r i t i c a l  areas, by spec ia l  t e s t s  on d i s c r e t e  funct ion breadboarded c i r c u i t s .  
The p re l im ina ry  designs s h a l l  be based on 
2. Based on the above, the con t rac to r  s h a l l  f i n a l i z e  the designs 
i n c l u d i n g  t h e  means t o  i n t e r f a c e  t h e  c o n t r o l  System w i t h  the  LeRC system and 
prepare engineer ing drawings and component p a r t s  l i s t s  o f  t he  designs ana a 
d e s c r i p t i o n  o f  t h e  s o f t w a r e  program and i t s  operat ion i n  the  systeT. 
drawings s h a l l  be prepared i n  accordance w i t h  C l a s s i f i c a t i o n  Level 1 o f  
M i  1 i t a r y  S p e c i f i c a t i o n  MIL-D-10008, dated October 28, 1977. 
The 
3. The c o n t r a c t o r  s h a l l  design the mechanical chassis and module 
assemblies and o v e r a l l  rack enClOSUteS fo r  t he  d e l i v e r a b l e  system hardware and 
prepare the  f o l l o w i n g  drawings f o r  t he  f i n a t  i r e d  mechanical design: 
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(a) Outline, layout, and assembly dralcings of each module, chassis, 
and rack enclosure. 
(b) Interconnection wiring drawings of the modules, chassis, and 
enclosures. 
(c) Identification of test points and their physical locations 
The drawings shjall be prepared i n  accordance with Classification 
. .' 
Level 1 of MIL-D-10008 as in paragraph 2 above. 
4. The contractor shall submit three (3) copies o f  the drawings and 
descriptions specified in paragraphs 2 and 3 above to the NASA project manager 
for his review and approval. The contractor must receive this design approval 
before he can proceed w i t h  hardware fabrication. 
Task I 1 1  - Design Review 
At the completion o f  Task 11, and, as scheduled, in coordination with 
the NASA project manager, the contractor shall present a review of Tasks I and 
I 1  at the Lewis Research Center f o r  NASA personnel. 
mainly a presentation o f  the design and discussions o f  the factors influencing 
the major decisions. 
The review shall be 
The contractor shall prepare a design review package f o r  use by the 
participants at the design review meeting. 
following as a minimum: 
This package Shall contain the 
(a) A copy o f  the slides or vugraphs to be presented with a brief 
description of each. 
Schematic circuit drawings of the modules and the system and a 
description of their operation and the operation of the software 
pro gr am. 
A s u m a t y  o f  the expected system perfor'nance characteristics, 
advantaaes, and limitations. 
(b) 
(c 1 
C-16 
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The con t rac to r  s h a l l  submit twenty (20) copies of the design review 
package t o  the  kASA p r o j e c t  manager one week p r i o r  t o  the  scheduled review 
meeting. 
t o  the  NASA p r o j e c t  manager two weeks p r i o r  t o  t h e  scheduled meeting. 
I n  add i t ion ,  tne  cont rac tor  s h a l l  submit an agenda for the meeting 
Task 1 V  - Fabr ica t ion  
1. The con t rac to r  s h a l l  procure the  necessary ma te r ia l s  and components 
t o  fab r i ca te  the d r i v e r  and rece ive r  assembly and the  bus system. 
procurement o f  long- lead-t ime components i s  requ i red  t o  mainta in  Schedule, 
approval t o  procure these co!nPonents s h a l l  be requested from the NASA p ro jec t  
manager p r i o r  t o  order ing.  
I f  e a r l y  
2. The cont rac tor  s h a l l  f ab r i ca te  the i n d i v i d u a l  modules, chassis, ana 
enclosures f o r  the d r i v e r  and rece iver  assemblies and the  bus and con t ro l  
system i n  accordance w i t h  t h e  approved designs. 
Task V - Test ing 
1. The con t rac to r  s h a l l  prepare a t e s t  p lan  fo r  complete power systeT 
performance t e s t i n g  and charac ter iza t ion .  The t e s t s  s h a l l  v e r i f y  proper 
system operat ion,  f a u l t  to lerance and f a u l t  c lea r ing  performance, and t h a t  t h e  
system's performance meets the requirements determined i n  Task I .  
s h a l l  inc lude the f o l l o w i n g - a s  a minimum: 
The t e s t s  
a. 
b. 
C. 
d. 
e. 
f. 
9 -  
h. 
System and i n d i v i d u a l  mqdule e f f i c i ency  measurements. 
Vo 1 t a ge r e  gu 1 a t  i on me as uremen t s . 
Fau l t -p ro tec t i on  tes ts .  
Load v a r i a t i o n  t e s t s  i nc lud ing  loads l ess  than 10% of f u l l  l o a c .  
Frequency response tes ts .  
Output vo l tage r i p p l e  measurements. 
S tar tup  t e s t s .  
Shutdown tes ts .  
RFP3-533917 
* -  
i .  System voltage ana frequency responses t o  step changes. 
j. System operation w i t h  power factor  loads from 0.5 power factor 
t o  un i ty  power factor,  
Motor s tar tup and variable speed operation from a 60 Hz source with k .  
the Type 2 driver module. ..' 
1. Uavefons o f  c r i t i c a l  voltage and current stresses. 
m. Measurements t o  assess system electromagnetic radiation and 
suscept i b i  1 i ty .  
The t e s t  plan shall desdribe the testing techniques a n d  identify t h e  
instruments t o  be used and their  accuracies. 
p l a n  s h a l l  be submitted t o  the NASA project manager f o r  his review and 
approval prior t o  the s t a r t  of the t e s t s .  
2. 
Three copies (3) of the tes t  
The contractor shall t e s t  the power system i n  accordance w i t h  t h e  
approved t e s t  p l a n .  
3. In c o o r d i n a t i o n  w i t h  the NASA project manager, the contractor shall 
schedule a n d  perform a demonstration t e s t  d u r i n g  the period the t e s t  setup i s  
intact .  
performance of the a.c.  power system testbed t o  the NASA project manager a n a  
other NASA personnel t o  provide a basis for  acceptance. 
The purpose of t h i s  t e s t  s h a l l  be t o  demonstrate the operation a n d  
4. The t e s t  d a t a  shall be analyzed t o  evaluate and characterize the 
power system performance. 
be documented i n  a t e s t  report. 
(20) of t h i s  report t o  the NASA project manager f o r  review and distribution t o  
NASA personnel. 
The t e s t  feSultS, analyses, a n d  evaluations shall 
The contractor s h a l l  submi t  twenty copies 
RFP3-533917 
In conjunction with the test report, the contractor shall also 
prepare an Operating Procedures Manual. This manual i s  to be used by LeRC 
personnel for installation, checkout, and operation of the testbed system. A 
draft copy of the manual shall be submitted to the NASA project manager for 
tevbu; three copies o f  the finalized manual shall be delivered with the 
hardware. 
Task V I  - Installation and Checkout at LeRC 
Following acceptance testing and delivery of the power system testbed 
hardware, software, and operating procedures, the contractor shall assist LeRC 
personnel with the -instal lation and initial operational checkout of the 
testbed system at the Lewis Research Center. 
Task V I 1  - Final Program Review 
After completion of the program and prior to publication of the final 
report, the contractor shall present a summary review of the complete progras 
at the Lewis Research Center for NASA personnel. 
The contractor shall prepare twenty (20) copies of a "handoutt' for 
distribution to the participants at the meeting. An agenda for the meeting 
shall be submitted to the NASA project manager two weeks ( 2 )  in advance of the 
scheduled review meeting. 
Task VI11 - Reporting Requirements 
1. Technical, financial and schedular reporting shall be in accordance 
with the Reports of Work attachment which is hereby made a part of this 
contract. 
2. The monthly report submission date shall be no more than ten (10) 
operating days after the closing date of the COntraCtortS accounting month. 
A m a x i m m  of twenty (20) copies of the Monthly Technical Progress 3. 
Narrative will be reauirec. 
c-19 
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4. A maximum o f  s i x  ( 6 )  copies o f  the RASA Form 53%. Monthly 
Contractor  F i n a n c i a l  Management Report and hASA Form 533P, Monthly Contractor 
F inanc ia l  Mangement Performance Analys is  Report w i l l  be required. 
5. A maximum o f  twenty (20) copies of t h e  Task I11 Design Review 
Package will  be required. 
6. A maximum o f  twenty (20) copies of t h e  Task V Test Report w i l l  be 
requi red.  
7. A maximum of  twenty (20) copies of t h e  Task VI1 F i n a l  Program Review 
Yhandout" w i l l  De requi red.  
8. A maximum o f  one hundred f i f t y  (150) copies o f  t h e  F i n a l  Report w i l l  
be requi red.  
9. The I n t e r n a t i o n a l  System of U n i t s  (SI U n i t s )  s h a l l  be used as 
pr imary u n i t s  i n  a l l  w r i t t e n  r e p o r t s  i n c l u d i n g  handouts f o r  review and 
c o o r d i n a t i o n  meetings. 
parentheses i t m e d i a t e l y  f o l l o w i n g  the pr imary u n i t s .  
Corresponding convent ional  u n i t s  should be included i n  
10. The r e p o r t i n g  categor ies t o  be repo r ted  on the  NASA Forms 5 3 3  and 
533P are  as fo l l ows :  
Task I - D i r e c t  Costs/Manhours Schedule 
Task I 1  - D i r e c t  Costs/Manhours Schedule 
Task I I I - D i r e c t  Costs/Manhours/Schedule 
Task I V  - D i r e c t  Costs/Manhours/Schedule 
Task V - D i r e c t  Costs/Manhours/Schedule 
Task V I  - D i r e c t  Costs/Manhours/Schedul e 
Task V I  I - D i r e c t  Costs/Manhours/Schedule 
Task VI11 - D i r e c t  Costs/Manhours/Schedule 
c nn 
RFP3-533917 
Total Contract Direct Cost s/Manhours 
Total Contrct Material Costs 
Total Contract Overhead 
Total Cost 
Contractor Share 
Government Share 
The contractor shall report all colums o f  the NASA Form 53%. The 
contractor shall report cost and manhour estimates for  the next two months in 
columns 8a and 813. The contractor shall report only block 1 1  (a and b) of 
NASA Form 533P. 
11. 
Contract values, as originally assigned by the contractor to the 
NASA Form 533M reporting categories, shall not be changed during the 
performance of this contract except by contract modification or under other 
conditions of tne Reports of Work attachment paragraph A . 2  (revisions to the 
Work Plan). 
VI. Deliverable Itens 
The following is a a isting o f  deliverable items fron the contract: 
A. Documentation 
Work Plan 
Finalized Requirements (3 copies) Task I 
Engineering Drawings, Electrical Designs (3 copies) Task I I 
Engineering Drawings, Mechanical Designs (outlines, layout, 
1 
i 
assembly) (3 copies) Task I 1  
Engineering Drawings, Wiring Interconnection (3 copies) 
Task I 1  
~- 
I .  
RFP3-533917 - .  
Design Review Package (20 copies) Task 111 
Test Plan ( 3  copies) Task V 
Test Report (20 copies)  Task V 
F i n a l  Program Review "handout" (20 copies) Task V I 1  
Monthly Report - Each Month .. 
Operat ing Procedures Manual ( 3  copies) Task V 
F i n a l  Report (150 copies) 
E. Hardware 
It em Q u a n t i t y  Desc r ip t i on  -
1 l A w i red  d r i v e r  assembly enclosure t o  accomodate 
19-inch rack mounted modules. 
2 1 A wi red rece ive r  assembly enclosure t o  
accommoaate 19-inch rack mounted modules. 
3 1 Bus system c o n s i s t i n g  o f  two redundant SO*eter, 
4-wire. 25  kW t ransmission l , ines.  
25 kk', d . c .  t o  20 k H t ,  three-phase, Type 1, 4 1 
i n v e r t e r  d r i v e r  module. (Contains t h r e e  ( 3 )  
s i  ng l  e-phase i n v e r t e r / t r a n s f  ormer/dr iver 
' subvodules. ) 
5 
6 
1 25 kW-, 60 HZ t o  20 kHr, three-phase, Type 2 ,  
i n v e r t e r  d r i v e r  module. (Contains a.c./d.c. 
conver ter  and th ree  ( 3 )  single-phase 
inverter/transfonner/driver submodules, Type 2 .  ) 
1 25 kk', l oad  c o n t r o l  and f a u l t  i s o l a t i o n  switch 
m a t r i  x. 
RFP3-533917 
8 
I tem Quant i ty  [ k s c r i  p t  i o n  -
7 1 25 kU, d r i v e r h u s  c o n t r o l  sw i tch  mat r ix .  
8 1 25 kW, b i d i r e c t i o n a l  conver te r  module with d.c. 
ou tpu t  vo l tage on user side. 
9 1 5 kW, v a r i a b l e  vo1tagea'd.c. module. 
10 3 25 kU, v a r i a b l e  voltage, v a r i a b l e  frequency, 
11 
12 
three-phase a.c. ou tpu t  modules. 
of t h r e e  ( 3 )  single-phase submodules, f o r  a t o t a l  
of n ine  submodules.) One three-phase a.c. ou tpu t  
module t o  be used w i t h  i t e m  5 f o r  c o n t r o l  o f  a 
three-phase motor. 25 kk'. 
(Each cons is t s  
1 System c o n t r o l l e r .  (Consists of a microprocessor 
c o n t r o l l e r  w i t h  data and c o n t r o l  outputs . )  
1 Coqplete system software.  
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Appendix B 
Hardwarelsoftware Requirements Digest 
These tables list summarize the detailed contract requirements and show the changes to the 
original deliverables, as the program evolved as a result of new data, further definition of 
the Space Station system, and the test results on this program. 
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Appendix C 
Electrical Hardware Schematics 
The drawings presented in this Appendix are a selected subset of the total documentation 
provided for this testbed They are provided to illustrate the basic circuit designs used for 
the various system modules. The total drawing package was provided in print and 
electronic form with the hardware, when it was delivered. 
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Appendix D 
Test Plan 
This test plan is included with this report to show the reader what tests were actually 
performed, and thereby provide a perspective for the significant test results described in 
Section 5.4.3. In addition to the reduced data presented there, comprehensive engineering 
data was collected and reduced to provide a base fur the design of Space Station flight 
hardware, and to provide a basis for the estimation of its performance. 
A complete discussion of the testing and the data, along with the actual data sheets and 
photographs, is included in the test report (Reference 8) which was published separately. 
Page 63 
CR I75068 Final Report 
NAS 3-24399 
Page 64 
PERFORMANCE TESTING 
AND CHARACTERIZATION 
TEST PLAN 
CONTRACT NAS3-24399 
LeRC AC POWER 
SYSTEM TESTBED 
REVISION 8 
JANUARY 26, 1987 
APPROVED B 
PRECEO)\NG PAGE BLANK NOT FIWV 
This test plan provides the requirerneiits for the testing of the AC Power System Testbed to be 
designed and constructed by General Dynamics / Space Systems Oivision and delivered to Ne..% / 
Lewis Resawch Center. i t  describes the device under test, tests to be performed, 
lnstrumentatjon to be used, and parameters to be measured. The tests are designed to measure 
and investigate system performance parameters to verify correct operation of the 25 k W  AC 
Power System Testbed. Data w i l l  be rmr jeband  aorrslated to xhieve an integrated description 
of the system operation. 
YlCF UNDER TEaI I- 2. O 
The device to be tested is an ac power system testbed that uses the resonant ac power apprcsh 
devoloped by General Dynamics. The testbed is representative of a Space Station power system 
and inciudes: &-to-#: inversion, high voltage and high frequency ac p w e r  transmission, 
fault-isolation switches, distributed payload power processing and computer control. A 
description of the testbed follows. 
Six single-phase, 4.2 kW inverter modules wil l  be configured deliver 25 LW to the 20 kHz 
hus as shown in the system block diagram in  Figure 2- 1 .  These driver modules can be operaM 
from is 150 to 200 Vdc. For each inverter module there is a corresponding transformer that 
steps up the output of the inverter to the bus voltage (440 Yrms, line to neutral). The 
invertcrrs, transformers and the bus are reconfigureable so that either single-phase o r  
three-ptisse power distribution IS possible. 
Tnree load interrae module w i l i  be connected via step-down transrormers to me GUS lii0 
meters from the system drivers. The f i rst of these modules is the 3c receiver mduie ttdt ,+;I: 
convert 20 kHz 3c power to lk power over a voltage range of 25 to 150 Vdc and a max!mum 
Dower cagabiiiiv of 5.0 k f i .  The second module is an ac reciever arid converts singie-uricrs 20 
k H t  x pcwer to var iab!e-voI?age, v3riable-frequency three-phase gower i ts aatput hs 3 
voltlage ram3 of 0.0 !o 1 i 5 Wms, snd frequency range of 14 Hz to 3.33 k.Hz, and a mi3xrmi.rm 
capability of 25.9 k W .  PIZ l&t receiver module is a bidirwtional n i d u k  it i o n b e J . t j  26 Xiiz 
pMer to Uc power and !?e reverse. It has a dc voltage of 150 and a power ~c3pabiIity c f  ! 9 '2 9 
In either uirection of power fiw. 
FaUlt-iSOlation switches w i l l  he IwateU between the bus and every Dower module so !ha! 3 iwlt 
in any moauie or its transformer can be isolated from the system (see Figure 2 -  1 i. The 
witches w i l l  have fault detection capability. System conditions w i l l  : 3 1 3  be manitared bj tS.e 
Wstem CmnpiJter ~ n t r o l l e r  which w i l l  a19 have the ability Co open an\/ of !he fail;! isdatinn 
switches should wunditions wai'rant. 
A l l  of the reciever module outputs w i l l  have closed-loop feedback mnrrcri io rxquiate oi!tctut 
vohges and frequencies. The oi.j?put voltages wi l l  be sensed and compared to a reference vcdbge 
to produce an er ro r  signal. The error signal w i l l  be minimized by either mlrliiying !he firrng 
angle of the SCRs or' omittirig some 20 ktiz pulses. The bus voltage w i l i  ai% be reyuiateu Iomiiy. 
The volt~ge and frequency referenm used in the local module regulation w i l l  be provi<&G !q 3 e  
mmpii ter 
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DRIVER MODULE OUTPUTS 
CAPABLE OF TWO (2) 
OPERATIONAL MODES; 
REGULATED POWER AT 
440 Vac RMS, 5.0% 
LINE TO NEUTRAL 
20 kHz, 25 kW (Total Max Req'd) 
o 
o 
Y - CONNECTED FOR 3 - 9 SYSTEM 
PARALLELED FOR SINGLE - @ 
SYSTEM 
TO COMPUTER 
LOAD INTERFACE 
COMPUTER 
COMMANDS 
FAULT-ISOLATION COMPUTER CONTROLLER 
(C) 
5.0 kW (Max) 
INVERTER MODULES (6) 
0) 
SWITCH E S 
DRIVER - END HARDWARE 
LeRC TESTBED 
5.0 kW (Max) o - v - - u  
SINGLE * 4 
RECEIVER MODULE INPUTS 
440 Vac RMS, ~ 5 . 0  o/o 
LINE TO NEUTRAL 
20 kHz, 25.0 kW (Max Capability) 
0 
o 
Y - CONNECTED FOR 3 - @ SYSTEM 
SINGLE - + , 2  WIRE SYSTEM 
0.0 TO 115 Vac RM 
(LINE TO NEUTRAL 
f 1 .O%, 3 @ 
14 Hz TO 3.3 kHz 
Fp = 0.5 (Min) 
1 .O%, 2.5 kW (Ma 
DC INPUT 
10 kW 
Vdc 
COMPUTER DC OUTPUT 
COMMANDS TB D 
COMPUTER LOAD FAULT-ISOLATION REClEVER (R) 
SWITCHES MODULES 
D = D C  
A = AC 
TO 
COMPUTER 
INTERFACE 
(S) 
LOAD END HARDWARE 
LeRC TESTBED B = B 1 0 1 R E C T 1 ~  
FIGURE 2-1. AC TESTBED BLOCK DIAGRAM. 
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2.1 
2.1.1 
2.1 2 
2.1.3 
2.1.4 
2.2 
F1 FCTRlCAl PFRF@RMANCL 
SYSTEM POWER 
25.0 kW maxlmum. 
BUS VOLTAGE 
440 Vrms, line to neutral (single-phase or three-phase). 
INPUT POWER 
i so to 200 vdc 
0U iP U TS 
a, 25 to 150 Vck,  5.0 kW 
b. 0.0 to 1 15 Vrms, 14 H t  to 3,33 kHz, 25 kW maximum 
c. 150, 10.0 kW maximum, bidirectional -
The modular arrangements of the system configuration are shown in the block diagram of Figure 
L-1 .  
CI 
2.2. i DRIVERS 
The resonant dr!vprs are syvhrmized to a common clock and operste at 20 kHz. The inverters 
iiavvs closed-loop voltage reguiation. A schematic is shown in  Figure 2-2. 
The bus w i ! l  be capable of Seing configured as a three-phase or single-phase !me. It I N ? ! ]  SP , 
100 meters in length and operate at 20 kHz and with a line voltage of 440 W m S  i 440 Vrms. 
line to rieutrd voltage in  the three-phase case). 
7 '  7 ~ ~ 2 . 3  LMD MODULES. 
Three types w i l l  be tested: 
2.2.3.1 DC RECEIVER MODULE. 
This module w i l l  convert 20 kHz power from the bus to dc with an cutnut  voltxje range of 25.0 
to 150.0 Vdc.  The module is equipped with output voltage regulation. The output vol txp is 
sampied and compared to a reference voltage to create an error signal. The control electronics 
for this module minimizes this error signal by either modifying the SCR f i r ing angle or by 
omitting more or  fewer 20-kHz pulses. See Figure 2-3. 
3 
2.2.3.2 THREE-PHASE, AC RECEIVER MODULE. 
This 25.0-kW module converts single phase, 20-kHz power to variable-frequency, 
variable-voltage, low-frequency power. The output voltage and frequency are regulated by 
sampling the module output, comparing it to a voltage level, and producinq and error signal. The 
error signal is then minimized by modifying the f i r ing angle of the SCRs or by omitting more or 
fewer 20-kHt pulses from the transmission line. In this way,  the output of the module mn  
range from 0.0 to 1 15 Vrms and 14 Hz to 3.33 kHz. See Figure 2-4. 
2.2.3.3 BIDIRECTIONAL, DC RECEIVER MODULE. 
This 10.0-kW module is capable of bidirectional power flow between the 20-kHz hus and a 
150-Vdc mura o r  load. The module has voltage regulation on i ts output regardless of whether 
the output is the bus or 3 dc Id. The regulatfon is attained by sampling the output, comparing 
i t  to a preMermined reference level , and producing an error  signal between the two. The error 
signal is theri minimized. See Figure 2-5. 
2.2.4 FAULT- IULATION SWITCH. 
These switches w i l l  be 'placed be!ween every system power module and the bus and w i l l  be 
caoable of isoiatirig the module from the bus i n  case of a fault in a module o r  transformer. &e 
Ffgure 2-6. The control circuitri of the switches monitors the voltage of the bus and current 
into the module. If either of these parameters exceeds a prescribed value, the switch wil l  De 
opened arid the module arid its trarisformer removal from the bus. The switch can dl% be 
operated from the system controller computer. 
2.2.5 SYSTEM CONTROLLER COMPUTER. 
The computer w i l l  monitor system voltages, currents, and frequencies of the driver modules, 
the receiver rnsdules, and the bus. 
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1B 
2A 
SCRs C364M 
SNUBBERS 11 0 S2 
.01 pF 
FIGURE 2-2. DRIVER MODULE. 
5 
C364M 115pH 28.0 - 150 
Vdc 
440 VRMs 
20 kHz ~ LOAD 
-  
C364M 
- 
5.0 kW 
FIGURE 2-3. DC RECIEVER SCHEMATIC. 
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. . 
LOW FREQUENCY 
440 VRMs 
20 k H t  J 
FIGURE 2-4. THREE-PHASE, AC RECEIVER SCHEMATIC. 
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a 
440 VRMs 
20 kHz BUS a 
- 0 
- 
7 0 
150 Vdc 
10 kW (Max) 
FIGURE 2-5. BIDIRECTIONAL RECEIVER SCHEMATIC. 
a 
! 
TSH084084DN 
440 VRMs 
20 kHz BUS 
\ . 
FIGURE 2-6. FAULT-ISOLATION SWITCH CONFIGURATION. 
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F 
FIGURE 3-1. INSTRUMENT DATA SHEET. 
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3.0 TESTlNO 
Al l  test measurements w i l l  be performed using instrumentation maintained and calibrated in 
amrdance with General Dynamics and OCAS procedures for engineering laboratory equipment. 
Evidence of such calibration wi l l  be provided on the "Instrument Data Sheet" (.Figure 3- 1 } by 
recording the appropriate calibration log numbers and dates in the spacss provided. Other 
detailed data w i l l  be provided documenting each instrument as shown in Figure 3- 1 ,  
Steady-state analog data (such as voltage, current, power, etc.) w i l l  be recorded manually from 
laboratory instruments such as the Clarke-Hess 255 V-A-W meter and the Fluke 88 1 OA digital 
multimeter. Transient or waveform data w i l l  be recorded photographically, directly from 
oscillosdmpe faces and presented as annotated photo-reproductions with scale factors and test 
condltlons included. The measurement instruments to be used and the accuracy of each is listed 
in Table 3- 1 ,  
3.2 TESTS 
+ 
The individual tests, parameters, and mmurements specffled to fu l f i l l  this test plan are 
documentaj in  matrix form in  Tables 3-2 and 3-3. In general, eight major types of tests wi l l  
be performed on the testbed. 
32.1 START UP 
The system input waveforms and bus waveforms as well as the output waveforms or each 
receiver module w i l l  be monitored as the system is started. This w i l l  test w i l l  be run  while the 
system is loaded for dc inputs. 
3.2.2 STEADY -STATE OPERATION 
Sttaty-state system measurements w i l l  be made for four system cases: 
a. LIGHT LCMD: 
DC Receiver: SO0 W 
Bidirectional DC Receiver: 1 .O kW 
V/F AC Receiver: 2.5 kW 
b. BALANCED LOAD: 
W R m i v e r :  5.0 kW 
Bfdirectilsnal DC Receiver: 8.0 kW 
Y/F A!: Receiver: 8.0 kW 
r: AC RECEIVER LOAD: 
DC Receiver: OFF 
bidirectional DC Receiver: OFF 
V / f  AC Receiver: 25.0 kW 
(The three inverter palrs w i l l  be synchronized and placed in parallel) 
1 1  
d. RECEIVER TEST: 
DC Receiver: 5.0 kW 
Bidirectional DC Receiver: 10.0 kW 
V/F AC Receiver: 25.0 kW 
(This test will mmsure the performance of the receivers to determine i f  t he /  
meet the specifications. ) 
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l"T 
Clarke-Hess 255 
Fluke 
HP 3466A 
HP 4275A 
HP 531 5A 
Fluke 
SRI 
Tektronix 
Tektronix 
Tektronix 
Tektronix 
Tektronix 
Tektronix 
Tektronix 
Tektronix 
Tektronix 
Tektronix 
Tektronix 
Tektronix 
TABLE 3-1. MEASUREMENT INSTRUMENTS 
801-600 
881 OA 
900083 
DM501 A 
DM502A 
A6303lAM503 
A6302JAM503 
71 04 
7603 
7633 
71 04l7A241 
P6062 
71 04/7A26/ 
P6062 
71 04/7A18/ 
P6062 
71 0417A291 
P6062 
760317A18/ 
P6062 
Volt-Amp-Watt Meter Volts/Amps: &0.2% of reading 
Power: &0.5% of reading 
AC Current Probe 
DMM 
L-C-R Meter 
Universal Counter 
DMM 
Ammeter 
DMM 
DMM 
Current ProbeIAmpifier 
Current ProbeIAmpifier 
Oscilloscope 
Oscilloscope 
Oscilloscope 
OsciIloscope/Amplifierl 
V. Probe 
Oscillosco pe/Amplif ie r/ 
V. Probe 
Oscilloscope/Amplifier/ 
V. Probe 
Oscilloscope/Amplifier/ 
V. Probe 
Osci !lo scope/Am plifie r/ 
V. Probe 
k1.5% of full scale 
&OS% of reading 
True RMS: f 1 .O% of reading 
DC: &0.04% of reading 
k O . l %  of reading 
&0.005% of reading 
DC Volts: &0.01% of reading 
True RMS: &0.4% of reading 
Ave. AC Volts: &l .O% of reading 
k 1  .O% of reading 
kO.l% of reading 
&0.2% of reading 
&3.0% of reading 
First 1 OOns: &5.0% of reading 
After 100 ns: &3.0% of reading 
Vertical: &i .o% of reading 
Horizontal: &l .O% of reading 
Vertical: fl .O% of reading 
Vertical: k1 .O% of reading 
&.O% of reading 
#.O% of reading 
~ 4 . 0 %  of reading 
&.O% of reading 
&5.0% of reading 
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TABLE 3-1 (Continued) 
i"T 
Tekt ronix 7633ffA181 
P6062 
Tektronix 7633ffA24/ 
P6062 
Tektronix 7633ffA261 
P6062 
HP 334A 
HP 8566A 
Oscilloscope/Amplifier/ 25.0% of reading 
V. Probe 
Oscilloscope/Amplifier/ 25.0% of reading 
V. Probe 
Oscilloscope/Amplifier/ 25.0% of reading 
V. Probe 
Distortion Analyzer 0.1% full scale 
Spectrum Analyzer Frequency: i2Oh full scale 
Amplitude: 22% of reading 
I 
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TABLE 3-2. KEY 
SYMBOL 
vs 
IS 
VT 
IT 
PS 
n 
T 
f 
IL 
VK 
"X 
Ix 
PARAMETERMEASURED 
Steady-State Voltage 
Steady-State Current 
Transient Voltage 
Transient Current 
Steady-State Power 
Efficiency 
Total Harmonic Distortion 
Frequency 
Inverter Resonant Inductor Current 
AC Resonant Tank Voltage of Inverter 
Secondary Transformer Voltage 
Secondary Transformer Current 
l"T 
Voltmeter 
Ammeter 
Oscilloscope-Camera 
Current Probe-Oscilloscope-Camera 
V-A-W Meter 
Calculation from PS 
Distortion Analyzer 
Frequency Counter 
Current Probe-Oscilloscope-Camera 
Oscilloscope-Camera 
Oscilloscope-Camera 
Current Probe-Oscilloscope-Camera 
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PARAMET ER MEASURED 
steady-state Yoltage 
Steady-State Current 
Transient Voltage 
Transient Current 
Steady-State Pwsr 
Efnciency 
Total Harmonic Distortion 
Frequency 
TABLE 3-2. KEY 
INSTRUMENT 
Voltmeter 
Ammeter 
Oscilloscope-Camera 
Current Probe-Oscilloscope-Camera 
Y-A-W bter 
Calculation from PS 
Distortion Anal lper 
Frequency Counter 
I msr ter  Rmonant Inductor Current Current Probe-(bcilloscape-Carnera 
Ac h n a n t  Tank Current of Inwter Current P r o k - ( k c i l l ~ p e - C a m r a  
AC Resonant Tank Yoltage of  Inverter Ikci l lwpe-Camera 
Secondary Tramformer Yoltage (kcilloxope-Camera 
Secondary Transformer Current Current Probe-(kcillosape-Camera 
Primary Transformer Voltage Oscilm pe - Cs me ra 
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S t w - s t a t e  system messurements w i l l  be made throughout the system m r d i n g  to Table 3-3, 
The results w i l l  be compared against the electrical specifications of the testbed listed in Table 
3-4 for each of the four cases previously described. Measurements w i l l  be made of the 
transmlsslon frequency. Power w i l l  be measured at varlous polnts throughout the system, so 
that efflciency can be determined for each system module. The Input and output voltages 3nd 
currents of each of the modules w i l l  be recorded, which wi l l  include the recording of the output 
voltage r ipple of the r w i v s r  modules. Each of the receiver mcdules w i l l  be be tested 
lndlvldually wfth the inverters and compared with the electrical speclftcatlons of the receivers 
listed in Table 3-5. 
The waveforms of the internal voltages and currents of the driver modules wi l l  be 
photographed. Load and llne voltage regulation w l l l  be measured on the bus and load voltage 
regulatton w l l l  be measured on each of the receiver module outputs. Both forward and reverse 
power &ifvery w i l l  be demonstrated on the bidlrectional and ac receiver modules. This test 
wil l  also record the waveforms of crit ical voltage and current stress such as current peaks, 
voltage peaks, & / d t ,  and dVdt experienced by the semiconductor components. 
3.2.3 TRANSIENT LOAD RESPONSE 
The change to the input and output waveforms of the system modules as wel l  as the internal 
waveforms of the driver modules will be photographed as the receivers are added to and removed 
from the system abruptly. The receivers will  be switched at full load. The voltage and 
frequency of the bus as wel l  as the output voltage of the receiver modules w i l l  be monitored 
during the load switching to determine the effect. 
3.2.4 FAULT CStJTROL TESTING 
The system input voltage and current, bus voltage and current, and the outputs-of the three 
receiver rnoOules will be monitored as faults are placed on various locations on the testbed 
ys tem Both btus ana user f m h  w i l l  be simulated. Two levels of fault protection w i l l  be tested 
A, fau\t-l&J 9#\tC& - The fault-isolation switches w i l l  be commanded from 
the computer to react to 3 voltage oslow the nominal and a current aowe tne nominal settings. A 
Imd mxeditrg the% values w i l l  be placed on the bus causing the bwitches to :en% an ovarlmd 
condition and open 
. , .  B.  h u r t e r  Current I i m m  Q - In the same wa/ ,  the commsnded current l i m i t  value 
will  De redduced for the inverters. A losd exceeding this current value w i l l  be placed an the bus 
with the Mt-Isolat ion swltchs off causing the inverters to lower the outout voltage to &eo the 
current within the setting. 
3.2.5 POWER FACTOR OPERATION 
Loads with power factors of 0.7 ldgging and 0.7 leading wi l l  be applied to the bus to determine 
the system response. The bus w i l l  be loaded to the ful l  8.5 kVA for both parts of this test. 
3.2.6 MOTOR OPERATION 
The output of the dc receiver module w i l l  be connected to the 1 .O-Hp inauction motor ana will De 
tested for its dbi l i ty  to start and clperdte the motor at variable speeds. 
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3.2.7 EM1 TESTING 
A spectrum analyzer w i l l  be used to measure the harmonic components on the bus of the system 
testbed, The harmonic components wf l l  be measured on both ends of the bus. This w i l l  be done 
for twocas8s 
A. Resistive Loads 
B. Receiverloads 
DC Receiver: 5.0 kW 
Bidirectional Receiver: 8.0 kW 
AC Receiver: 3.0 kW 
3.2.8 POWER TURN OFF 
The response of the power system to having the input power removed w i l l  be measured. The 
input and output voltages arid currents of each module and the bus w i l l  b8 monitored as wi l l  the 
internal voltages and currents of the driver modules while the system is loaded to 25.0 kW and 
the power removed. 
3.3 SJMMARY 
At the completion of the testing, proper operation of the AC Power System Testbed wf l l  have been 
verified The testbed has the following components. 
3.3.1 @RIVER MODULES 
The voltjge-regulated bus power wi l l  be provided by six, resotiant inverter modules each 
operating at 4.2 kW. Each modtile w i l l  operate from either a dc or 60-Ht ac source. 
3.3.2 BUS 
A 1 00-meter bus w i l l  distribute 25.0 kW of 20 kHz power to the I& at 440 Vrms. The bus is 
configurable and can be operated as either a 440-VrmsI single-phase line or a wye-connected, 
440-Vrms ( line to neutral) bus. 
3..3.3 FAULT- 1,SOLATION SW I T L ”  
High-voltage bus switches 3re located between the bus and each power module and are capzble of 
detecting and removing bus or module faults from the system 
3.3.4 RECEIVER MODULES 
a. On8 unidirectional load module fw B 5.0-kWI dc load. 
b. One bidirectional l o d  module for a 10.0-kW , dc Id or sourre 
c. One Iw morluie for a 25.0-kWI three-phase, dc loa 
3.3.5 COM P I I T  E R WNT ROL LE R 
The m ic rop rmsor  wil l  monitor the system bus for fault conditions and a!so determine the 
level or system voltayes ana irequencres. 
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